High throughput floating-point dividers implemented in FPGA

被引：7
|
作者：
Malik, Peter [1 ]
机构：
[1] Slovak Acad Sci, Inst Informat, Dubravska Cesta 9, Bratislava 84507, Slovakia
来源：
2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015) | 2015年
关键词：
D O I：
10.1109/DDECS.2015.66
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
New high throughput floating-point dividers implemented in FPGA based on different fast computation division algorithms are proposed. The hardware implementations uses 32-bit floating-point single precision. The implementations include both multiplicative inverse and division. The proposed hardware implementations are designed with high computation speed and throughput. They are oriented for high computation demanding applications with multiple division computations in short sequences.
引用
收藏
页码：291 / 294
页数：4
相关论文
共 50 条
  • [31] Design of floating-point operation based on FPGA and it's application
    Cui, Yunjuan
    Chen, Baixiao
    Zhang, Shouhong
    2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 2716 - +
  • [32] Floating-point accelerator for biometric recognition on FPGA embedded systems
    Canto-Navarro, E.
    Lopez-Garcia, M.
    Ramos-Lara, R.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 112 : 20 - 34
  • [33] Systematic Design Space Exploration of Floating-Point Expressions on FPGA
    Mahzoon, Alireza
    Alizadeh, Bijan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (03) : 274 - 278
  • [34] Efficient Floating-Point Representation for Balanced Codes for FPGA Devices
    Villalba, Julio
    Hormigo, Javier
    Corbera, Francisco
    Gonzalez, Mario
    Zapata, Emilio L.
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 272 - 277
  • [35] An FPGA-based floating-point Jacobi iterative solver
    Morris, GR
    Prasanna, VK
    8TH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, 2005, : 420 - 427
  • [36] Floating-Point FPGA Gaussian Elimination in Reconfigurable Computing System
    Zhang Bowei
    Gu Guochang
    Sun Lin
    Wu Yanxia
    CHINESE JOURNAL OF ELECTRONICS, 2011, 20 (01): : 51 - 54
  • [37] Design of Floating-point Operand Memory Controller based on FPGA
    Li, Kejian
    Li, Yang
    Ke, Baozhong
    Lei, Lin
    PROCEEDINGS OF 2017 IEEE 2ND INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), 2017, : 792 - 796
  • [38] Integer vs. Floating-Point Processing on Modern FPGA
    Hettiarachchi, Don Lahiru Nirmal
    Davuluru, Venkata Salini Priyamvada
    Balster, Eric J.
    2020 10TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2020, : 606 - 612
  • [39] FLOATING-POINT MATH CHIPS FOR DSP BOAST THROUGHPUT RECORDS
    LEONARD, M
    ELECTRONIC DESIGN, 1988, 36 (08) : 53 - 55
  • [40] A high throughput FPGA-based floating point conjugate gradient implementation
    Lopes, Antonio Roldao
    Constantinides, George A.
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2008, 4943 : 75 - 86
12345