共 50 条
- [2] Effect and Resolution of Parasitic Inductance of on Current Sharing for Parallel SiC MOSFETs PROCEEDINGS OF THE 3RD INTERNATIONAL SYMPOSIUM ON NEW ENERGY AND ELECTRICAL TECHNOLOGY, 2023, 1017 : 182 - 198
- [3] Design Method of Low-inductance Laminated Busbar for Device-parallel ANPC Circuit Gaodianya Jishu/High Voltage Engineering, 2019, 45 (07): : 2093 - 2100
- [4] Comparison of Impedance Measurement Techniques for Extracting Parasitic Inductance of SiC MOSFETs 2018 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2018, : 7016 - 7023
- [5] Investigation of the Effects of Load Parasitic Inductance on SiC MOSFETs Switching Performance 2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 125 - 129
- [8] Effect of Parasitic Inductance Mismatch on Short-Circuit Characterization of Paralleled SiC MOSFETs 2019 4TH IEEE WORKSHOP ON THE ELECTRONIC GRID (EGRID), 2019, : 536 - 543
- [9] Impact of Dimensions, Apertures and Terminals on Stray Inductance of the Laminated Busbar Periodica polytechnica Electrical engineering and computer science, 2023, 67 (01): : 83 - 94
- [10] Current Sharing Behavior of Parallel Connected Silicon Carbide MOSFETs Influenced by Parasitic Inductance 2019 10TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND ECCE ASIA (ICPE 2019 - ECCE ASIA), 2019,