Lifetime extension through Tj equalisation by use of intelligent gate driver with multi-chip power module

被引:5
|
作者
Brandelero, J. [1 ]
Ewanchuk, J. [1 ]
Degrenne, N. [1 ]
Mollov, S. [1 ]
机构
[1] Mitsubishi Elect R&D Ctr Europe, Rennes, France
关键词
High-current power modules; Power module lifetime estimation; Thermal control; Junction temperature estimation; Lifetime extension;
D O I
10.1016/j.microrel.2018.07.034
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Typical high-current power modules used in traction and wind generation contain several dies in parallel. Non ideal geometries and electrical parameter variations cause an unequal aging of each die which limits the effectiveness of using parallel devices. This paper presents an intelligent power module with a TSEP-based junction temperature measurement and internal temperature equalisation for extending its operational lifetime. As the magnitude and number of junction temperature cycles strongly dictate the power module lifetime, this paper focuses on the quantification of the lifetime gain via the application of common automotive drive cycles. Thus, a general thermal model is first deduced from the experimental results. The lifetime is then estimated using a stress-counting rainflow algorithm, a pre-determined damage law and a linear damage accumulation rule. Finally, in order to illustrate the lifetime extension, 160 drive cycles, including the legislatives drive cycles, are simulated. A lifetime gain of up to two times can be expected with the temperature equalisation method. Therefore, the initial investment on the developed intelligent power module is justified by the benefit of the large gain in lifetime and of the end-of life indication functions.
引用
收藏
页码:428 / 432
页数:5
相关论文
共 50 条
  • [41] A Double-End Sourced Multi-Chip Improved Wire-bonded SiC MOSFET Power Module Design
    Wang, Miao
    Luo, Fang
    Xu, Longya
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 709 - 714
  • [42] Normally-Off GaN-on-Si Multi-Chip Module Boost Converter with 96% Efficiency and Low Gate and Drain Overshoot
    Hughes, Brian
    Lazar, James
    Hulsey, Stephen
    Musni, Marcel
    Zehnder, Daniel
    Garrido, Austin
    Khanna, Raghav
    Chu, Rongming
    Khalil, Sameh
    Boutros, Karim
    2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 484 - 487
  • [43] An Intelligent Model-Based Multi-Level Active Gate Driver for Power Semiconductor Devices
    Zhao, Shuang
    Zhao, Xingchen
    Mehisan, Haider
    Farnell, Chris
    Mantooth, Alan
    2019 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2019, : 2394 - 2400
  • [44] A Dynamic Current Sharing Method in Multi-chip SiC Power Module Using Stacked DBC Bridges and Decoupling Capacitors Based on the Original Simple Module Layout
    Lv, Jianwei
    Zhang, Chi
    Chen, Cai
    Kang, Yong
    2021 IEEE WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS IN ASIA (WIPDA ASIA 2021), 2021, : 184 - 188
  • [45] Unified, multi-mode step motor control IC and power multi-chip module exploit versatile, constant torque PWM operation and microstepping
    Emerald, PR
    Sasaki, M
    Takahashi, H
    1997 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1997, : 436 - 445
  • [46] Thermal analysis of a multi-chip Si/SiC-power module for realization of a bridge leg of a 10kW Vienna rectifier
    Drofenik, U
    Kolar, JW
    INTELEC'03: POWERING THE BROADBAND NETWORK, PROCEEDINGS, 2003, : 826 - 833
  • [47] A Hybrid Integrated and Low-Cost Multi-Chip Broadband Doherty Power Amplifier Module for 5G Massive MIMO Application
    Huang, Fei
    Lv, Guansheng
    Wu, Huibo
    Chen, Wenhua
    Feng, Zhenghe
    ENGINEERING, 2024, 38 : 223 - 232
  • [48] A Hybrid Integrated and Low-Cost Multi-Chip Broadband Doherty Power Amplifier Module for 5G Massive MIMO Application
    Huang, Fei
    Lv, Guansheng
    Wu, Huibo
    Chen, Wenhua
    Feng, Zhenghe
    Engineering, 38 : 223 - 232
  • [49] 2.5-Gbit/s SDH/SONET terminating circuit that uses low-power bipolar LSI technologies and multi-chip module technology
    Kawai, K
    Koike, K
    Koga, M
    Takei, Y
    Ichino, H
    PROCEEDINGS OF THE 1998 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1998, : 144 - 147
  • [50] Multi-Band Power Amplifier Module with Back-Off Efficiency Improvement using Ultra-Compact 3D Vertical Stack Multi-Chip Package for Cellular Handsets
    Zhang, Zhihao
    Li, Jing
    Peng, Lin
    Sun, Bo
    MICROMACHINES, 2022, 13 (11)