POMMEL: Exploring Off-Chip Memory Energy & Power Consumption in Convolutional Neural Network Accelerators

被引:0
|
作者
Montgomerie-Corcoran, Alexander [1 ]
Bouganis, Christos-Savvas [1 ]
机构
[1] Imperial Coll London, Dept Elect & Elect Engn, London, England
基金
英国工程与自然科学研究理事会;
关键词
Convolutional Neural Networks; Power Modelling; Machine Learning Acceleration;
D O I
10.1109/DSD53832.2021.00073
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reducing the power and energy consumption of Convolutional Neural Network (CNN) Accelerators is becoming an increasingly popular design objective for both cloud and edge-based settings. Aiming towards the design of more efficient accelerator systems, the accelerator architect must understand how different design choices impact both power and energy consumption. The purpose of this work is to enable CNN accelerator designers to explore how design choices affect the memory subsystem in particular, which is a significant contributing component. By considering high-level design parameters of CNN accelerators that affect the memory subsystem, the proposed tool returns power and energy consumption estimates for a range of networks and memory types. This allows for power and energy of the off-chip memory subsystem to be considered earlier within the design process, enabling greater optimisations at the beginning phases. Towards this, the paper introduces POMMEL, an off-chip memory subsystem modelling tool for CNN accelerators, and its evaluation across a range of accelerators, networks, and memory types is performed. Furthermore, using POMMEL, the impact of various state-of-the-art compression and activity reduction schemes on the power and energy consumption of current accelerations is also investigated.
引用
收藏
页码:442 / 448
页数:7
相关论文
共 50 条
  • [1] Minimizing Off-Chip Memory Access for CNN Accelerators
    Tewari, Saurabh
    Kumar, Anshul
    Paul, Kolin
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2022, 11 (03) : 95 - 104
  • [2] Optimizing Off-Chip Memory Access for Deep Neural Network Accelerator
    Zheng, Yong
    Yang, Haigang
    Shu, Yi
    Jia, Yiping
    Huang, Zhihong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (04) : 2316 - 2320
  • [3] Exploring Wireless Technology for Off-Chip Memory Access
    Sikder, Md Ashif I.
    DiTomaso, Dominic
    Kodi, Avinash
    Kaya, Savas
    Rayess, William
    Matolak, David
    2016 IEEE 24TH ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2016, : 92 - 99
  • [4] SmartShuttle: Optimizing Off-Chip Memory Accesses for Deep Learning Accelerators
    Li, Jiajun
    Yan, Guihai
    Lu, Wenyan
    Jiang, Shuhao
    Gong, Shijun
    Wu, Jingya
    Li, Xiaowei
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 343 - 348
  • [5] Off-Chip Memory Allocation for Neural Processing Units
    Kvochko, Andrey
    Maltsev, Evgenii
    Balyshev, Artem
    Malakhov, Stanislav
    Efimov, Alexander
    IEEE ACCESS, 2024, 12 : 9931 - 9939
  • [6] Low-Power Scalable TSPI: A Modular Off-Chip Network for Edge AI Accelerators
    Park, Seunghyun
    Park, Daejin
    IEEE ACCESS, 2024, 12 : 141448 - 141459
  • [7] Bus Width Aware Off-Chip Memory Access Minimization for CNN Accelerators
    Tewari, Saurabh
    Kumar, Anshul
    Paul, Kolin
    2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 240 - 245
  • [8] ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network Accelerators
    Putra, Rachmad Vidya Wicaksana
    Hanif, Muhammad Abdullah
    Shafique, Muhammad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (04) : 702 - 715
  • [9] Memory Bandwidth and Energy Efficiency Optimization of Deep Convolutional Neural Network Accelerators
    Nie, Zikai
    Li, Zhisheng
    Wang, Lei
    Guo, Shasha
    Dou, Qiang
    ADVANCED COMPUTER ARCHITECTURE, 2018, 908 : 15 - 29
  • [10] SACC: Split and Combine Approach to Reduce the Off-chip Memory Accesses of LSTM Accelerators
    Tewari, Saurabh
    Kumar, Anshul
    Paul, Kolin
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 580 - 583