Fault-Tolerant Deep Neural Networks for Processing-In-Memory based Autonomous Edge Systems

被引:0
|
作者
Wang, Siyue [1 ]
Yuan, Geng [1 ]
Ma, Xiaolong [1 ]
Li, Yanyu [1 ]
Lin, Xue [1 ]
Kailkhura, Bhavy A. [2 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
[2] Lawrence Livermore Natl Lab, Livermore, CA 94550 USA
基金
美国国家科学基金会;
关键词
Fault-Tolerant DNNs; DNN Accelerators; Autonomous Edge Systems;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In-memory deep neural network (DNN) accelerators will be the key for energy-efficient autonomous edge systems. The resistive random access memory (ReRAM) is a potential solution for the non-CMOS-based in-memory computing platform for energy-efficient autonomous edge systems, thanks to its promising characteristics, such as near-zero leakage-power and non-volatility. However, due to the hardware instability of ReRAM, the weights of the DNN model may deviate from the originally trained weights, resulting in accuracy loss. To mitigate this undesirable accuracy loss, we propose two stochastic fault-tolerant training methods to generally improve the models' robustness without dealing with individual devices. Moreover, we propose Stability Score-a comprehensive metric that serves as an indicator to the instability problem. Extensive experiments demonstrate that the DNN models trained using our proposed stochastic fault-tolerant training method achieve superior performance, which provides better flexibility, scalability, and deployability of ReRAM on the autonomous edge systems.
引用
收藏
页码:424 / 429
页数:6
相关论文
共 50 条
  • [21] A survey of spintronic architectures for processing-in-memory and neural networks
    Umesh, Sumanth
    Mittal, Sparsh
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 97 (349-372) : 349 - 372
  • [22] Approximate Fault-Tolerant Neural Network Systems
    Traiola, Marcello
    Pappalardo, Salvatore
    Piri, Ali
    Ruospo, Annachiara
    Deveautour, Bastien
    Sanchez, Ernesto
    Bosio, Alberto
    Saeedi, Sepide
    Carpegna, Alessio
    Gogebakan, Aml Bayram
    Magliano, Enrico
    Savino, Alessandro
    IEEE EUROPEAN TEST SYMPOSIUM, ETS 2024, 2024,
  • [23] ParaPIM: A Parallel Processing-in-Memory Accelerator for Binary-Weight Deep Neural Networks
    Angizi, Shaahin
    He, Zhezhi
    Fan, Deliang
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 127 - 132
  • [24] A fault-tolerant controller for unknown nonlinear system based on neural networks
    Wang Wei
    Li Jingjing
    Zhang Qingzhen
    Ren Zhang
    PROCEEDINGS OF THE 26TH CHINESE CONTROL CONFERENCE, VOL 2, 2007, : 351 - +
  • [25] FAULT-TOLERANT SYSTEMS TECHNOLOGY - COMPUTERS AND NETWORKS
    LALA, JH
    TRANSACTIONS OF THE AMERICAN NUCLEAR SOCIETY, 1985, 49 (JUN): : 372 - 372
  • [26] Processing-in-memory (PIM)-based Manycore Architecture for Training Graph Neural Networks
    Pande, Partha P.
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [27] Learning based on fault injection and weight restriction for fault-tolerant Hopfield neural networks
    Kamiura, N
    Isokawa, T
    Matsui, N
    19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 339 - 346
  • [28] Fault-Tolerant Mechanism for Edge-Based IoT Networks With Demand Uncertainty
    Samanta, Amit
    Esposito, Flavio
    Tri Gia Nguyen
    IEEE INTERNET OF THINGS JOURNAL, 2021, 8 (23) : 16963 - 16971
  • [29] Fault-tolerant virtual private networks within an autonomous system
    Han, JH
    Malan, GR
    Jahanian, F
    21ST IEEE SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, 2002, : 41 - 50
  • [30] Autonomous Fault-Tolerant Systems onto SRAM-based FPGA Platforms
    Bolchini, Cristiana
    Miele, Antonio
    Sandionigi, Chiara
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (06): : 779 - 793