user

On parallel generation of set partitions in associative: Processor architectures

被引：0
|
作者：
Kokosinski, Z [1 ]
机构：
[1] Cracow Univ Technol, Fac Elect & Comp Engn, PL-31155 Krakow, Poland
来源：
INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, PROCEEDINGS | 1999年
关键词：
choice function; partition generation; associative processing;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper a new parallel algorithm is presented for generation of all m-block partitions of n-element set, 1 less than or equal to m less than or equal to n. Computations run in an associative processor model. Objects are generated in lexicographic order, with O(1) time per object. The algorithm is well suited for column/masks generation in associative processors.
引用
收藏
页码：1257 / 1262
页数：6
相关论文
共 50 条
  • [31] An efficient parallel set container for multicore architectures
    de Vega, Alvaro
    Andrade, Diego
    Fraguela, Basilio B.
    [J]. APPLICATIONS, TOOLS AND TECHNIQUES ON THE ROAD TO EXASCALE COMPUTING, 2012, 22 : 369 - 376
  • [32] EMPIRICAL EVALUATION OF SOME FEATURES OF INSTRUCTION SET PROCESSOR ARCHITECTURES
    LUNDE, A
    [J]. COMMUNICATIONS OF THE ACM, 1977, 20 (03) : 143 - 153
  • [33] Analyzing Graphics Processor Unit (GPU) Instruction Set Architectures
    Mayank, Kothiya
    Dai, Hongwen
    Wei, Jizeng
    Zhou, Huiyang
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS AND SOFTWARE (ISPASS), 2015, : 155 - +
  • [34] Application-Set Driven Exploration for Custom Processor Architectures
    Arslan, Mehmet Ali
    Gruian, Flavius
    Kuchcinski, Krzysztof
    [J]. PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 70 - 71
  • [35] Effective code generation for processor architectures with explicit parallelism
    V'yukova, NI
    Galatenko, VA
    Samborskii, SV
    Shumakov, SM
    [J]. PROGRAMMING AND COMPUTER SOFTWARE, 2002, 28 (05) : 261 - 279
  • [36] Effective Code Generation for Processor Architectures with Explicit Parallelism
    N. I. V'yukova
    V. A. Galatenko
    S. V. Samborskii
    S. M. Shumakov
    [J]. Programming and Computer Software, 2002, 28 : 261 - 279
  • [37] Resource estimation for parallel architectures with distributed processor/memory nodes
    Thornton, M.
    Andrews, D.L.
    [J]. Journal of Computing and Information Technology, 1998, 6 (04): : 359 - 371
  • [38] STATIC AND DYNAMIC PROCESSOR SCHEDULING DISCIPLINES IN HETEROGENEOUS PARALLEL ARCHITECTURES
    MENASCE, DA
    SAHA, D
    PORTO, SCD
    ALMEIDA, VAF
    TRIPATHI, SK
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1995, 28 (01) : 1 - 18
  • [39] PARALLEL COMPUTATION OF SYMBOLIC ROBOT MODELS OF PIPELINED PROCESSOR ARCHITECTURES
    KIRCANSKI, N
    PETROVIC, T
    VUKOBRATOVIC, M
    [J]. ROBOTICA, 1993, 11 : 37 - 47
  • [40] A programmable application-specific CELP processor with parallel architectures
    Suen, AN
    Wang, JF
    Liu, BY
    [J]. 1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 3252 - 3255
12345