Enhancing delay fault testability for FIR filters based on realistic sequential cell fault model

被引:0
|
作者
Lu, SK [1 ]
Lu, MJ [1 ]
机构
[1] Fu Jen Catholic Univ, Dept Elect Engn, Taipei, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, C-testability conditions based on Realistic Sequential Cell Fault Model (RS-CFM) [3] are proposed and applied to the block FIR filters. Based on RS-CFM, an ILA is said to be C-testable for cell delay faults if it is possible to apply all SIC (single input change) pairs [2] of a cell to each cell of the array in such a way that the number of test pairs for the array is a constant. A novel design-for-testability technique based on the functional bijectivity property [1] is used to make the FIR array C-testable for delay faults. C-testability conditions guarantee 100% single-cell-fault and cell-delay-fault testability with a constant number of test patterns. The hardware overhead is about 5.66% to make it C-testable for cell delay faults. The number of test patterns is 80 regardless of the word length, filter order, and the block size. It is only 31% of that for pseudoexhaustive testing of the FIR filters. The reduction of test generation complexity is significant. Since the derived 80 two-pattern tests include the exhaustive test patterns for functional testing of the ILA, combinational faults can also be detected.
引用
收藏
页码:416 / 418
页数:3
相关论文
共 50 条
  • [1] Testability preserving and enhancing transformations for robust delay fault testability
    Karkare, A
    Singla, M
    Jain, A
    [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 370 - 373
  • [2] Enhancing delay fault testability for iterative logic arrays
    Lu, SK
    Yeh, CH
    [J]. 2002 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2002, : 283 - 290
  • [3] Design for primitive delay fault testability
    Krstic, A
    Chakradhar, ST
    Chen, KT
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 436 - 445
  • [4] Path delay fault testability analysis
    Sosnowski, J
    Wabia, T
    Bech, T
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 338 - 346
  • [5] Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits
    S JAYANTHY
    M C BHUVANESWARI
    [J]. Sadhana, 2015, 40 : 107 - 119
  • [6] Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits
    Jayanthy, S.
    Bhuvaneswari, M. C.
    [J]. SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2015, 40 (01): : 107 - 119
  • [7] Exact delay fault coverage in sequential logic under any delay fault model
    Kumar, Mahilchi Milir Vaseekar
    Tragoudas, Spyros
    Chakravarty, Sreejit
    Jayabharathi, Rathish
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (12) : 2954 - 2964
  • [8] Robustly testable array multipliers under Realistic Sequential Cell Fault Model
    Psarakis, M
    Gizopoulos, D
    Paschalis, A
    Zorian, Y
    [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 152 - 157
  • [9] Totally fault tolerant RNS based FIR filters
    Pontarelli, S.
    Cardarilli, G. C.
    Re, M.
    Salsano, A.
    [J]. 14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 192 - 194
  • [10] Delay fault testability modeling with temporal logic
    Westerman, G
    Heath, JR
    Stroud, CE
    [J]. AUTOTESTCON '97 - IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, 1997 IEEE AUTOTESTCON PROCEEDINGS, 1997, : 376 - 382