共 50 条
- [1] Testability preserving and enhancing transformations for robust delay fault testability [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 370 - 373
- [2] Enhancing delay fault testability for iterative logic arrays [J]. 2002 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2002, : 283 - 290
- [3] Design for primitive delay fault testability [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 436 - 445
- [4] Path delay fault testability analysis [J]. IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 338 - 346
- [5] Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits [J]. Sadhana, 2015, 40 : 107 - 119
- [6] Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits [J]. SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2015, 40 (01): : 107 - 119
- [8] Robustly testable array multipliers under Realistic Sequential Cell Fault Model [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 152 - 157
- [9] Totally fault tolerant RNS based FIR filters [J]. 14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 192 - 194
- [10] Delay fault testability modeling with temporal logic [J]. AUTOTESTCON '97 - IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, 1997 IEEE AUTOTESTCON PROCEEDINGS, 1997, : 376 - 382