Compiler-Assisted Threshold Implementation Against Power Analysis Attacks

被引:2
|
作者
Luo, Pei [1 ]
Athanasiou, Konstantinos [2 ]
Zhang, Liwei [3 ]
Jiang, Zhen Hang [1 ]
Fei, Yunsi [1 ]
Ding, A. Adam [3 ]
Wahl, Thomas [2 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
[2] Northeastern Univ, Coll Comp & Informat Sci, Boston, MA 02115 USA
[3] Northeastern Univ, Dept Math, Boston, MA 02115 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/ICCD.2017.94
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Side-channel attack utilizes side-channel leakages to extract the secret in crypto systems. Various countermeasures for different algorithms and platforms have been proposed to protect crypto systems against such attacks. Manual countermeasure design requires deep understanding of the target algorithm and implementation, and oftentimes is platform-specific and error-prone. In this paper, we propose the construction of Threshold Implementation (TI), a provably secure countermeasure against power attacks, as an automated compiler pass in the open LLVM (Low Level Virtual Machine) framework. Attack results show that the automatically generated TI designs are secure against power attacks. As our proposed scheme implements the countermeasure at the intermediate representation (IR) level, our method can be applied to any cipher software in any programming language, and the generated implementations can be ported to different platforms and architectures.
引用
收藏
页码:541 / 544
页数:4
相关论文
共 50 条
  • [41] Compiler-Assisted Data Distribution and Network Configuration for Chip Multiprocessors
    Li, Yong
    Abousamra, Ahmed
    Melhem, Rami
    Jones, Alex K.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (11) : 2058 - 2066
  • [42] Compiler-assisted generation of error-detecting parallel programs
    RoyChowdhury, A
    Banerjee, P
    PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, 1996, : 360 - 369
  • [43] Processor Energy Characterization for Compiler-Assisted Software Energy Reduction
    Gauthier, Lovic
    Ishihara, Tohru
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2012, 2012
  • [44] Evaluation of compiler-assisted software DSM schemes for a workstation cluster
    Niwa, J
    Inagaki, T
    Matsumoto, T
    Hiraki, K
    INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2000, : 57 - 68
  • [45] Optimization of AI SoC with Compiler-assisted Virtual Design Platform
    Huang, Chih-Tsun
    Lu, Juin-Ming
    Chen, Yao-Hua
    Tung, Ming-Chih
    Chang, Shih-Chieh
    PROCEEDINGS OF THE 2023 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2023, 2023, : 187 - 193
  • [46] Compiler-Assisted Workload Consolidation For Efficient Dynamic Parallelism on GPU
    Wu, Hancheng
    Li, Da
    Becchi, Michela
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 534 - 543
  • [47] Optimizing Sparse Matrix Computations Through Compiler-Assisted Programming
    Rietveld, Kristian F. D.
    Wijshoff, Harry A. G.
    PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), 2016, : 100 - 109
  • [48] Compiler-Assisted Checkpointing of Parallel Codes: The Cetus and LLVM Experience
    Rodriguez, Gabriel
    Martin, Maria J.
    Gonzalez, Patricia
    Tourino, Juan
    Doallo, Ramon
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2013, 41 (06) : 782 - 805
  • [49] COMPILER-ASSISTED SYNTHESIS OF ALGORITHM-BASED CHECKING IN MULTIPROCESSORS
    BALASUBRAMANIAN, V
    BANERJEE, P
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (04) : 436 - 446
  • [50] Compiler-Assisted Checkpointing of Parallel Codes: The Cetus and LLVM Experience
    Gabriel Rodríguez
    María J. Martín
    Patricia González
    Juan Touriño
    Ramón Doallo
    International Journal of Parallel Programming, 2013, 41 : 782 - 805