FPGA Emulation and Prototyping of a CyberPhysical-System-On-Chip (CPSoC)

被引:0
|
作者
Sarma, Santanu [1 ]
Dutt, Nikil [1 ]
机构
[1] Univ Calif Irvine, Dept Comp Sci, Irvine, CA 92697 USA
关键词
Cyber Physical Systems; Cross-Layer Approach; Self-Aware Computing; Adaptive Computing; MPSoC; CyberPhysical-System-On-Chip (CPSoC); MICROARCHITECTURE; NETWORK; DESIGN;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cyber-Physical Systems-on-Chip (CPSoC) are a new class of sensor- and actuator-rich multiprocessor system-on-chips (MPSoCs) whose operations are monitored, coordinated, and controlled using a computing-communication-control (C3) centric core with additional on-chip and cross-layer sensing and actuation capabilities that enable self-awareness within the observe-decide-act (ODA) paradigm. In order to build, evaluate, and illustrate the effectiveness of various features of this new MPSoC paradigm in a fast and cost effective way, a rapid prototyping and emulation platform along with the tool chains is absolutely necessary. In this paper, we present a design library and an FPGA emulation and prototyping platform to build and investigate self-aware adaptive computing using CPSoC paradigm. Our example implementation of CPSoC prototyping using Xilinx FPGAs includes ring-oscillator (RO) based multi-purpose sensors integrated with a sensor network-on-chip (sNoC) which in turn is interfaced either to a bus based shared memory architecture or to a communication and computation network-on-chip (cNoC) distributed fabric supporting several actuation mechanism in the software and hardware stack. We also briefly discuss few applications of the CPSoC design library and the platform.
引用
收藏
页码:121 / 127
页数:7
相关论文
共 50 条
  • [1] CyberPhysical-System-On-Chip (CPSoC): A Self-Aware MPSoC Paradigm with Cross-Layer Virtual Sensing and Actuation
    Sarma, S.
    Dutt, N.
    Gupta, P.
    Venkatasubramanian, N.
    Nicolau, A.
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 625 - 628
  • [2] On-Chip Self-Awareness Using Cyberphysical-Systems-On-Chip (CPSoC)
    Sarma, S.
    Dutt, N.
    Gupta, P.
    Nicolau, A.
    Venkatasubramanian, N.
    2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2014,
  • [3] Emulation of an ASIC Power and Temperature Monitor System for FPGA Prototyping
    Glocker, Elisabeth
    Chen, Qingqing
    Zaidi, Asheque M.
    Schlichtmann, Ulf
    Schmitt-Landsiedel, Doris
    2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
  • [4] Emulation of an ASIC power and temperature monitoring system (eTPMon) for FPGA prototyping
    Glocker, Elisabeth
    Chen, Qingqing
    Schlichtmann, Ulf
    Schmitt-Landsiedel, Doris
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 50 : 90 - 101
  • [5] Emulation of an ASIC Power, Temperature and Aging Monitor System for FPGA Prototyping
    Listl, Alexandra
    Mueller-Gritschneder, Daniel
    Kluge, Fabian
    Schlichtmann, Ulf
    2018 IEEE 24TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2018), 2018, : 220 - 225
  • [6] Rapid C to FPGA prototyping with multithreaded emulation engine
    Chen, Shin-Kai
    Wang, Bing-Shiun
    Lin, Tay-Jyi
    Liu, Chih-Wei
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 409 - 412
  • [7] Design of an FPGA-based emulator for rapidly prototyping a nonvolatile system-on-a-chip
    Suzuki, Daisuke
    Hanyu, Takahiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2025, 64 (04)
  • [8] A complete Multi-Processor System-On-Chip FPGA-based emulation framework
    Del Valle, Pablo G.
    Atienza, David
    Magan, Ivan
    Flores, Javier G.
    Perez, Esther A.
    Mendias, Jose M.
    Benini, Luca
    De Micheli, Giovanni
    IFIP VLSI-SoC 2006: IFIP WG 10.5 International Conference on Very Large Scale Integration & System-on-Chip, 2006, : 140 - 145
  • [9] FPGA based Chip Emulation System for Test Development and Verification of Analog and Mixed Signal Circuits
    Bhattachrya, Rahul
    Biswas, Santosh
    Mukhopadhyay, Siddhartha
    FPGA 10, 2010, : 284 - 284
  • [10] EmuNoC: Hybrid Emulation for Fast and Flexible Network-on-Chip Prototyping on FPGAs
    Tan, Yee Yang
    Staudigl, Felix
    Juenger, Lukas
    Drewes, Anna
    Leupers, Rainer
    Joseph, Jan Moritz
    2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 334 - 341