THE GREENDROID MOBILE APPLICATION PROCESSOR: AN ARCHITECTURE FOR SILICON'S DARK FUTURE

被引：80

作者：

Goulding-Hotta, Nathan ^{[1
]}

Sampson, Jack ^{[1
]}

Venkatesh, Ganesh ^{[1
]}

Garcia, Saturnino ^{[1
]}

Auricchio, Joe ^{[1
]}

Huang, Po-Chao ^{[2
]}

Arora, Manish ^{[1
]}

Nath, Siddhartha ^{[1
]}

Bhatt, Vikram ^{[1
]}

Babb, Jonathan

Swanson, Steven ^{[1
]}

Taylor, Michael Bedford ^{[1
]}

机构：

[1] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA

[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA

来源：

IEEE MICRO | 2011年 / 31卷 / 02期

基金：

美国国家科学基金会;

关键词：

D O I：

10.1109/MM.2011.18

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

DARK SILICON HAS EMERGED AS THE FUNDAMENTAL LIMITER IN MODERN PROCESSOR DESIGN. THE GREENDROID MOBILE APPLICATION PROCESSOR DEMONSTRATES AN APPROACH THAT USES DARK SILICON TO EXECUTE GENERAL-PURPOSE SMARTPHONE APPLICATIONS WITH 11 TIMES LESS ENERGY THAN TODAY'S MOST ENERGY-EFFICIENT DESIGNS.

引用

页码：86 / 95

页数：10

共 50 条

[1] GreenDroid: An Architecture for the Dark Silicon Age
Goulding-Hotta, Nathan
Sampson, Jack
Zheng, Qiaoshi
Bhatt, Vikram
Auricchio, Joe
Swanson, Steven
Taylor, Michael Bedford
[J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 100 - 105
[2] Revisiting Processor Allocation and Application Mapping in Future CMPs in Dark Silicon Era
Hoveida, Mohaddeseh
Aghaaliakbari, Fatemeh
Jalili, Majid
Bashizade, Ramin
Arjomand, Mohammad
Sarbazi-Azad, Hamid
[J]. DARK SILICON AND FUTURE ON-CHIP SYSTEMS, 2018, 110 : 35 - 81
[3] Efficient Processor Allocation in A Reconfigurable CMP Architecture for Dark Silicon Era
Aghaaliakbari, Fatemeh
Hoveida, Mohaddeseh
Arjomand, Mohammad
Jalili, Majid
Sarbazi-Azad, Hamid
[J]. PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 336 - 343
[4] ePUMA: A Processor Architecture for Future DSP
Karlsson, Andreas
Sohl, Joar
Liu, Dake
[J]. 2015 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2015, : 253 - 257
[5] Energy Efficient 3D Hybrid Processor-Memory Architecture for the Dark Silicon Age
Niknam, Sobhan
Asad, Arghavan
Fathy, Mahmood
Rahmani, Amir-Mohammad
[J]. 2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
[6] PROCESSOR ARCHITECTURE ANTICIPATES FUTURE PERFORMANCE REQUIREMENTS
BIRNEY, RE
[J]. COMPUTER DESIGN, 1979, 18 (04): : 71 - 79
[7] "Dark and Dirty" Histories of Leisure and Architecture: Varosha's Past and Future
Pyla, Panayiota
Phokaides, Petros
[J]. ARCHITECTURAL THEORY REVIEW, 2020, 24 (01) : 27 - 45
[8] Pipeline quantum processor architecture for silicon spin qubits
S. M. Patomäki
M. F. Gonzalez-Zalba
M. A. Fogarty
Z. Cai
S. C. Benjamin
J. J. L. Morton
[J]. npj Quantum Information, 10
[9] Pipeline quantum processor architecture for silicon spin qubits
Patomaki, S. M.
Gonzalez-Zalba, M. F.
Fogarty, M. A.
Cai, Z.
Benjamin, S. C.
Morton, J. J. L.
[J]. NPJ QUANTUM INFORMATION, 2024, 10 (01)
[10] Application-specific Processor Architecture: Then and Now
Peter Cappello
[J]. Journal of Signal Processing Systems, 2008, 53 : 197 - 215

← 1 2 3 4 5 →