Possible Reductions to Generate circuits from BDDs

被引：1

作者：

Brandao, Eduarde D. ^{[1
]}

Nespolo, Joao P. ^{[1
]}

Peralta, Renato D. ^{[1
]}

Butzen, Paulo F. ^{[2
]}

Reis, Andre I. ^{[1
]}

机构：

[1] UFRGS Univ Fed Rio Grande do Sul, PPGC Inst Informat, Porto Alegre, RS, Brazil

[2] UFRGS Univ Fed Rio Grande do Sul, Sch Engn, Porto Alegre, RS, Brazil

来源：

2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022) | 2022年

关键词：

Digital circuits; BDDs - Binary Decision Diagrams; multiplexer circuits; AIGs - And Inverter Graphs;

D O I：

10.1109/ISVLSI54635.2022.00091

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a systematic way to derive digital circuits from Binary Decision Diagrams (BDDs). It is well known that BDD nodes correspond to the Shannon decomposition, which can be implemented with a multiplexer. A multiplexer will result in three And-Inverter-Graph (AIG) nodes. However, simplifications may apply. This paper identifies eight different possible simplifications to the general multiplexer case. We demonstrate that applying these simplifications results in smaller AIGs derived from BDDs.

引用

页码：406 / 409

页数：4

共 50 条

[21] Shared Structurally Synthesized BDDs for Speeding-Up Parallel Pattern Simulation in Digital Circuits
Ubar, Raimund
Jurimagi, Lembit
Raik, Jaan
2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,
[22] Is it possible to generate cerebral evoked potentials with a mechanical stimulus from the duodenum in rats?
Murrell, Joanna C.
Mitchinson, Sheryl L.
Johnstone, Alastair C.
Johnson, Craig B.
Barnes, Geoffrey R. G.
JOURNAL OF NEUROSCIENCE METHODS, 2007, 162 (1-2) : 215 - 221
[23] Development of circuits that generate simple rhythmic behaviors in vertebrates
Goulding, M
Pfaff, SL
CURRENT OPINION IN NEUROBIOLOGY, 2005, 15 (01) : 14 - 20
[24] Methodology to Generate Approximate Circuits to Reduce Process Induced Degradation in CNFET Based Circuits
Sheikh, Kaship
Wei, Lan
2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 360 - 363
[25] Compress: Generate Small and Fast Masked Pipelined Circuits
Cassiers, Gaëtan
Gigerl, Barbara
Mangard, Stefan
Momin, Charles
Nagpal, Rishub
IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (03): : 500 - 529
[26] Intersecting Circuits Generate Precisely Patterned Retinal Waves
Akrouh, Alejandro
Kerschensteiner, Daniel
NEURON, 2013, 79 (02) : 322 - 334
[27] AN ALGORITHM TO GENERATE RANDOM LARGE COMBINATIONAL-CIRCUITS
CHARLTON, CC
DUNNE, PE
HALEWOOD, K
LENG, PH
COMPUTER JOURNAL, 1993, 36 (02): : 200 - 206
[28] The Neural Circuits That Generate Tics in Tourette's Syndrome
Wang, Zhishun
Maia, Tiago V.
Marsh, Rachel
Colibazzi, Tiziano
Gerber, Andrew
Peterson, Bradley S.
AMERICAN JOURNAL OF PSYCHIATRY, 2011, 168 (12): : 1326 - 1337
[29] Use bootstrap cell circuits to generate multiple voltages
Linear Technology Corp., Milpitas, CA, United States
Electron. Des., 2008, 3 (73):
[30] Structurally Synthesized Multiple Input BDDs for Speeding up Logic-Level Simulation of Digital Circuits
Mironov, Dmitri
Ubar, Raimund
Devadze, Sergei
Raik, Jaan
Jutman, Artur
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 658 - 663

← 1 2 3 4 5 →