Exploring the Feasibility of Using 3-D XPoint as an In-Memory Computing Accelerator

被引:3
|
作者
Zabihi, Masoud [1 ]
Resch, Salonik [1 ]
Cilasun, Husrev [1 ]
Chowdhury, Zamshed, I [1 ]
Zhao, Zhengyang [1 ]
Karpuzcu, Ulya R. [1 ]
Wang, Jian-Ping [1 ]
Sapatnekar, Sachin S. [1 ]
机构
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
基金
美国国家科学基金会;
关键词
Three-dimensional displays; Phase change materials; Arrays; Wires; Integrated circuit modeling; Heating systems; Computational modeling; 3-D XPoint; in-memory computing; matrix-vector multiplication; neural network; phase-change memory (PCM); DESIGN;
D O I
10.1109/JXCDC.2021.3112238
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article describes how 3-D XPoint memory arrays can be used as in-memory computing accelerators. We first show that thresholded matrix-vector multiplication (TMVM), the fundamental computational kernel in many applications including machine learning (ML), can be implemented within a 3-D XPoint array without requiring data to leave the array for processing. Using the implementation of TMVM, we then discuss the implementation of a binary neural inference engine. We discuss the application of the core concept to address issues such as system scalability, where we connect multiple 3-D XPoint arrays, and power integrity, where we analyze the parasitic effects of metal lines on noise margins. To assure power integrity within the 3-D XPoint array during this implementation, we carefully analyze the parasitic effects of metal lines on the accuracy of the implementations. We quantify the impact of parasitics on limiting the size and configuration of a 3-D XPoint array, and estimate the maximum acceptable size of a 3-D XPoint subarray.
引用
收藏
页码:88 / 96
页数:9
相关论文
共 50 条
  • [1] Heterogeneous Mixed-Signal Monolithic 3-D In-Memory Computing Using Resistive RAM
    Murali, Gauthaman
    Sun, Xiaoyu
    Yu, Shimeng
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (02) : 386 - 396
  • [2] A Monolithic 3-D Integration of RRAM Array and Oxide Semiconductor FET for In-Memory Computing in 3-D Neural Network
    Wu, Jixuan
    Mo, Fei
    Saraya, Takuya
    Hiramoto, Toshiro
    Kobayashi, Masaharu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (12) : 5322 - 5328
  • [3] SHIFFT: A Scalable Hybrid In-Memory Computing FFT Accelerator
    Nalla, Pragnya Sudershan
    Wang, Zhenyu
    Agarwal, Sapan
    Xiao, T. Patrick
    Bennett, Christopher H.
    Marinella, Matthew J.
    Seo, Jae-sun
    Cao, Yu
    2024 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2024, : 130 - 135
  • [4] K-Nearest Neighbor Hardware Accelerator Using In-Memory Computing SRAM
    Saikia, Jyotishman
    Yin, Shihui
    Jiang, Zhewei
    Seok, Mingoo
    Seo, Jae-sun
    2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2019,
  • [5] In-Memory Computing based Accelerator for Transformer Networks for Long Sequences
    Laguna, Ann Franchesca
    Kazemi, Arman
    Niemier, Michael
    Hu, X. Sharon
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1839 - 1844
  • [6] Impact of Random Phase Distribution in Ferroelectric Transistors-Based 3-D NAND Architecture on In-Memory Computing
    Choe, Gihun
    Shim, Wonbo
    Wang, Panni
    Hur, Jae
    Khan, Asif Islam
    Yu, Shimeng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (05) : 2543 - 2548
  • [7] Acceleration of HadoopMapReduce using in-memory Computing
    Seelam, Siva Kumar
    Pattabiraman, V
    PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ADVANCED COMPUTING (ICRTAC-CPS 2018), 2018, : 91 - 96
  • [8] Scalable and Programmable Neural Network Inference Accelerator Based on In-Memory Computing
    Jia, Hongyang
    Ozatay, Murat
    Tang, Yinqi
    Valavi, Hossein
    Pathak, Rakshit
    Lee, Jinseok
    Verma, Naveen
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (01) : 198 - 211
  • [9] GP3D: 3D NAND Based In-Memory Graph Processing Accelerator
    Shim, Wonbo
    Yu, Shimeng
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2022, 12 (02) : 500 - 507
  • [10] In-Memory Computing Based Hardware Accelerator Module for Deep Neural Networks
    Appukuttan, Allen
    Thomas, Emmanuel
    Nair, Harinandan R.
    Hemanth, S.
    Dhanaraj, K. J.
    Azeez, Maleeha Abdul
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,