A BIST scheme for asynchronous logic

被引：2
|
作者：
Alves, VC [1 ]
Franca, FMG [1 ]
Granja, EP [1 ]
机构：
[1] Univ Fed Rio de Janeiro, COPPE Eletr, BR-21941 Rio De Janeiro, Brazil
来源：
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/ATS.1998.741575
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work introduces a methodology to ease the implementation of BIST in asynchronous circuits. Scheduling by Edge Reversal (SER), a simple but powerful distributed synchronizer is used to implement a sequencer that allows resting the circuit at full speed The methodology, which allows the detection of topological faults, is proved correct. Low hardware overhead and the absence of deadlocks al-e the main characteristics of the proposed methodology.
引用
收藏
页码：27 / 32
页数：6
相关论文
共 50 条
  • [1] An effective BIST scheme for arithmetic logic units
    Gizopoulos, D
    Paschalis, A
    Zorian, Y
    Psarakis, M
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 868 - 877
  • [2] A flexible logic BIST scheme and its application to SoC designs
    Wen, XQ
    Wang, HP
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 463 - 463
  • [3] A New BIST Scheme with Encoding Logic to Achieve Complete Fault Coverage
    Zhang, Ling
    Mei, Junjin
    Wang, Guan-zhong
    Li, Tonghan
    PROCEEDINGS OF THE AASRI INTERNATIONAL CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (IEA 2015), 2015, 2 : 40 - 43
  • [4] An effective logic BIST scheme based on LFSR-reseeding and TVAC
    Liu, Tieqiao
    Kuang, Jishun
    Cai, Shuo
    You, Zhiqiang
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (09) : 1217 - 1229
  • [5] An Asynchronous Updating Scheme for a Cellular Logic Memory Array
    Isokawa, Teijiro
    Ishibashi, Shoji
    Minemoto, Toshifumi
    Matsui, Nobuyuki
    Peper, Ferdinand
    2016 FOURTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2016, : 254 - 257
  • [6] Logic BIST architecture for FPGAs
    Niamat, MY
    Mohan, P
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 442 - 445
  • [7] Logic BIST for structured ASIC
    Gavrus, Radu
    Gerigan, Carmen
    2006 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, 2007, : 437 - +
  • [8] Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains
    Wu, Shianling
    Wang, Laung-Terng
    Yu, Lizhen
    Furukawa, Hiroshi
    Wen, Xiaoqing
    Jone, Wen-Ben
    Touba, Nur A.
    Zhao, Feifei
    Liu, Jinsong
    Chao, Hao-Jan
    Li, Fangfang
    Jiang, Zhigang
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 358 - 366
  • [9] An effective BIST scheme for datapaths
    Gizopoulos, D
    Paschalis, A
    Zorian, Y
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 76 - 85
  • [10] A BIST Scheme for Bootstrapped Switches
    Tang, Xiao-Bin
    Tachibana, Masayoshi
    ELECTRONICS, 2021, 10 (14)
12345