Vector Matrix Multiplier on Field Programmable Analog Array

被引：7
|
作者：
Schlottmann, Craig [1 ]
Petre, Csaba [1 ]
Hasler, Paul [1 ]
机构：
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源：
2010 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING | 2010年
关键词：
Analog multiplier; FPAA; Floating gate;
D O I：
10.1109/ICASSP.2010.5495508
中图分类号：
O42 [声学];
学科分类号：
070206 ; 082403 ;
摘要：
This paper presents a vector-matrix multiplier (VMM), which can be easily implemented on a field programmable analog array (FPAA). This VMM can be synthesized directly into the switch-fabric of the FPAA, allowing for incredibly dense matrix operations. As an important aspect of this system, we utilize a complete chain of tools that compile the VMM design from Simulink blocks onto the FPAA hardware. We also demonstrate the usefulness of the analog VMM by relying on it to perform two common signal processing tasks.
引用
收藏
页码：1522 / 1525
页数：4
相关论文
共 50 条
  • [41] Design and analysis of a dual mode CMOS field programmable analog array
    Cheng Xiaoyan
    Yang Haigang
    Yin Tao
    Wu Qisong
    Zhang Hongfeng
    Liu Fei
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (10)
  • [42] Implementation of dynamic matrix control on field programmable gate array
    Lan J.
    Li D.-W.
    Yang N.
    Xi Y.-G.
    Journal of Shanghai Jiaotong University (Science), 2011, 16 (4) : 441 - 446
  • [43] Implementation of Dynamic Matrix Control on Field Programmable Gate Array
    兰建
    李德伟
    杨楠
    席裕庚
    JournalofShanghaiJiaotongUniversity(Science), 2011, 16 (04) : 441 - 446
  • [44] Evolution of analog circuits on a Programmable Analog Multiplexer Array
    Santini, CC
    Zebulum, R
    Pacheco, MAC
    Vellasco, MMR
    Szwarcman, MH
    2001 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-7, 2001, : 2301 - 2308
  • [45] PAMA - Programmable Analog Multiplexer Array
    Santini, CC
    Zebulum, R
    Pacheco, MAC
    Vellasco, MMR
    Szwarcman, MH
    THIRD NASA/DOD WORKSHOP ON EVOLVABLE HARDWARE, PROCEEDINGS, 2001, : 36 - 43
  • [46] CMOS analog programmable logic array
    Rajagopal, C
    Núñez-Aldana, A
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 291 - 292
  • [47] Programmable Binary Weighted Time-Domain Vector Matrix Multiplier for In-Memory Computing
    Boro, Bipul
    Dongre, Ashvinikumar
    Parmar, Rushik
    Trivedi, Gaurav
    2023 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2024, : 261 - 265
  • [48] Design of field programmable gate array based real-time Double-precision floating-point matrix multiplier
    Institute of Advanced Digital Technologies and Instrumentation, Zhejiang University, Hangzhou 310027, China
    不详
    Zhejiang Daxue Xuebao (Gongxue Ban), 2008, 9 (1611-1615):
  • [49] Compiling probabilistic, bio-inspired circuits on a field programmable analog array
    Marr, Bo
    Hasler, Jennifer
    FRONTIERS IN NEUROSCIENCE, 2014, 8
  • [50] A switched capacitor approach to Field-Programmable Analog Array (FPAA) design
    Kutuk, H
    Kang, SM
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 17 (1-2) : 51 - 65
12345