共 50 条
- [11] VLSI architectures for lattice structure based orthonormal discrete wavelet transforms [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (02): : 129 - 132
- [12] Systolic VLSI architectures for 1-D discrete wavelet transforms [J]. CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1220 - 1224
- [13] Error-free VLSI Architecture for the 2-D Daubechies 4-tap Filter using Algebraic Integers [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1484 - 1487
- [14] VLSI ARCHITECTURES FOR MULTIDIMENSIONAL TRANSFORMS [J]. IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (09) : 1053 - 1057
- [17] Architectures for wavelet transforms: A survey [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (02): : 171 - 192
- [18] The Morlet and Daubechies Wavelet Transforms for Fatigue Strain Signal Analysis [J]. NOISE, VIBRATION AND COMFORT, 2014, 471 : 197 - 202
- [19] VLSI ARCHITECTURES FOR THE DISCRETE WAVELET TRANSFORM [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (05): : 305 - 316