VLSI architectures of Daubechies wavelet transforms using algebraic integers

被引:14
|
作者
Wahid, K [1 ]
Dimitrov, V [1 ]
Jullien, G [1 ]
机构
[1] Univ Calgary, Dept Elect & Comp Engn, ATIPS Lab, Calgary, AB T2N 1N4, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
2D Wavelet Transforms; algebraic integers; image compression; VSLI architectures;
D O I
10.1142/S0218126604001982
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Two-Dimensional Wavelet Transforms have proven to be highly effective tools for image analysis. In this paper, we present a VLSI implementation of four- and six-coefficient Daubechies Wavelet Transforms using an algebraic integer encoding representation for the coefficients. The Daubechies filters (DAUB4 and DAUB6) provide excellent spatial and spectral locality, properties which make it useful in image compression. In our algorithm, the algebraic integer representation of the wavelet coefficients provides error-free calculations until the final reconstruction step. This also makes the VLSI architecture simple, multiplication-free and inherently parallel. Compared to other DWT algorithms found in the literature, such as embedded zero-tree, recursive or semi-recursive, linear systolic arrays and conventional fixed-point binary architectures, it has reduced hardware cost, lower power dissipation and optimized data-bus utilization. The architecture is also cascadable for computation of one- or multi-dimensional Daubechies Discrete Wavelet Transforms.
引用
收藏
页码:1251 / 1270
页数:20
相关论文
共 50 条
  • [11] VLSI architectures for lattice structure based orthonormal discrete wavelet transforms
    Denk, TC
    Parhi, KK
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (02): : 129 - 132
  • [12] Systolic VLSI architectures for 1-D discrete wavelet transforms
    Denk, TC
    Parhi, KK
    [J]. CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1220 - 1224
  • [13] Error-free VLSI Architecture for the 2-D Daubechies 4-tap Filter using Algebraic Integers
    Madishetty, Shiva
    Madanayake, Arjuna
    Cintra, Renato J.
    Mugler, Dale
    Dimitrov, Vassil S.
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1484 - 1487
  • [14] VLSI ARCHITECTURES FOR MULTIDIMENSIONAL TRANSFORMS
    CHAKRABARTI, C
    JAJA, J
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (09) : 1053 - 1057
  • [15] VLSI ARCHITECTURES FOR CONVOLVER DESIGN USING NUMBER THEORETIC TRANSFORMS
    ARAMBEPOLA, B
    [J]. ELECTRONICS LETTERS, 1989, 25 (23) : 1604 - 1606
  • [16] Architectures for wavelet transforms: A survey
    Arizona State Univ, Tempe, United States
    [J]. J VLSI Signal Process, 2 (171-192):
  • [17] Architectures for wavelet transforms: A survey
    Chakrabarti, C
    Vishwanath, M
    Owens, RM
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (02): : 171 - 192
  • [18] The Morlet and Daubechies Wavelet Transforms for Fatigue Strain Signal Analysis
    Putra, T. E.
    Abdullah, S.
    Nuawi, M. Z.
    Yunoh, M. F. M.
    [J]. NOISE, VIBRATION AND COMFORT, 2014, 471 : 197 - 202
  • [19] VLSI ARCHITECTURES FOR THE DISCRETE WAVELET TRANSFORM
    VISHWANATH, M
    OWENS, RM
    IRWIN, MJ
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (05): : 305 - 316
  • [20] VLSI architectures of the 1-D and 2-D discrete wavelet transforms for JPEG 2000
    Pan, SB
    Park, RH
    [J]. SIGNAL PROCESSING, 2002, 82 (07) : 981 - 992