Composition Kernel: A Multi-core Processor Virtualization Layer for Rich Functional Smart Products

被引：0
|
作者：
Nakajima, Tatsuo [1 ]
Kinebuchi, Yuki [1 ]
Courbot, Alexandre [1 ]
Shimada, Hiromasa [1 ]
Lin, Tsung-Han [1 ]
Mitake, Hitoshi [1 ]
机构：
[1] Waseda Univ, Dept Comp Sci & Engn, Tokyo, Japan
来源：
SOFTWARE TECHNOLOGIES FOR EMBEDDED AND UBIQUITOUS SYSTEMS | 2010年 / 6399卷
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Future ambient intelligence environments will embed powerful multi-core processors to compose various functionalities into a smaller number of hardware components. This makes the maintainability of intelligent environments better because it is not easy to manage massively distributed processors. A composition kernel makes it possible to compose multiple functionalities on a multi-core processor with the minimum modification of OS kernels and applications. A multi-core processor is a good candidate to compose various software developed independently for dedicated processors into one multi-core processor to reduce both the hardware and development cost. In this paper, we present SPUMONE which is a composition kernel for developing future smart products.
引用
收藏
页码：227 / 238
页数：12
相关论文
共 50 条
  • [31] Modelling a Multi-Core Media Processor Using JCSP
    Kosek, Anna
    Kerridge, Jon
    Syed, Aly
    [J]. COMMUNICATING PROCESS ARCHITECTURES 2008, 2008, 66 : 431 - +
  • [32] Research on Multi-Core Processor Analysis for WCET Estimation
    LUO Haoran
    HU Shuisong
    WANG Wenyong
    TANG Yuke
    ZHOU Junwei
    [J]. ZTE Communications, 2024, 22 (01) : 87 - 94
  • [33] BENCHMARKING APACHE ON MULTI-CORE NETWORK PROCESSOR PLATFORM
    Song, Yi
    Zhang, Wu
    Ni, Hong
    Zha, Qiwen
    [J]. 2011 3RD INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT (ICCTD 2011), VOL 1, 2012, : 293 - 297
  • [34] A Configurable Multi-Core Processor for Teaching Parallel Processing
    Udugama, L. S. K.
    Geeganage, Janath
    Kuruppuarachchi, W. V.
    [J]. 2013 8TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2013, : 326 - +
  • [35] A Parallel Memory System Model for Multi-core Processor
    Liu, Mengxiao
    Ji, Weixing
    Pu, Xing
    Li, Jiaxin
    [J]. NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 219 - 222
  • [36] Storage Architecture for an On-chip Multi-core Processor
    Liu, Mengxiao
    Ji, Weixing
    Li, Jiaxin
    Pu, Xing
    [J]. PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 263 - 270
  • [37] Machine Learning Inference Framework on Multi-Core Processor
    Zhang X.
    Zhi T.
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (09): : 1977 - 1987
  • [38] Lattice gauge theory on a multi-core processor, Cell/BE
    Motoki, Shinji
    Nakamura, Atsushi
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE (ICCS), 2011, 4 : 860 - 868
  • [39] Energy Efficiency of a Multi-Core Processor by Tag Reduction
    Zheng, Long
    Dong, Mian-Xiong
    Ota, Kaoru
    Jin, Hai
    Guo, Song
    Ma, Jun
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2011, 26 (03) : 491 - 503
  • [40] Autonomic Workload Management for Multi-core Processor Systems
    Zeppenfeld, Johannes
    Herkersdorf, Andreas
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2010, PROCEEDINGS, 2010, 5974 : 49 - 60
12345