A time-delay jitter-insensitive continuous-time bandpass ΔΣ modulator architecture

被引:9
|
作者
Pulincherry, A [1 ]
Hufford, M
Naviasky, E
Moon, UK
机构
[1] Qualcomm Inc, San Diego, CA 92121 USA
[2] CadenceDesign Serv, Columbia, MD 21045 USA
[3] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
关键词
bandpass continuous time; delta-sigma (Delta Sigma); frequency translating; time-delay jitter;
D O I
10.1109/TCSII.2005.850746
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a new continuous-time bandpass delta-sigma (Delta Sigma) modulator architecture with mixer inside the feedback loop. The proposed bandpass Delta Sigma modulator is insensitive to time-delay jitter in the digital-to-analog conversion feedback pulse, unlike conventional continuous-time bandpass Delta Sigma modulators. The sampling frequency of the proposed Delta Sigma modulator can be less than the center frequency of the input narrow-band signal.
引用
收藏
页码:680 / 684
页数:5
相关论文
共 50 条
  • [41] SELF-TUNING CONTROL OF SYSTEMS WITH UNKNOWN TIME-DELAY - A CONTINUOUS-TIME APPROACH
    RAD, AB
    CONTROL-THEORY AND ADVANCED TECHNOLOGY, 1994, 10 (03): : 479 - 497
  • [42] Oscillations in First-Order, Continuous-Time Systems via Time-Delay Feedback
    Salcedo, Abimael
    Alvarez, Joaquin
    COMPLEXITY, 2018,
  • [43] STABLE ZEROS OF A DISCRETE SYSTEM OBTAINED BY SAMPLING A CONTINUOUS-TIME PLANT WITH A TIME-DELAY
    ISHITOBI, M
    INTERNATIONAL JOURNAL OF CONTROL, 1994, 59 (04) : 1053 - 1062
  • [44] Game-Theoretic Estimation for Continuous-Time Systems with Single Time-Delay in the Observations
    Zhao Hongguo
    Wang Wei
    Cui Peng
    2013 32ND CHINESE CONTROL CONFERENCE (CCC), 2013, : 2245 - 2250
  • [45] AN ALTERNATIVE DIGITAL REDESIGN OF CONTINUOUS-TIME SUBOPTIMAL REGULATORS FOR INPUT TIME-DELAY SYSTEMS
    TSAI, JSH
    CHEN, MS
    KUNG, FC
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1993, 330 (01): : 51 - 78
  • [46] A continuous-time switched-current ΣΔ modulator with reduced loop delay
    Luh, L
    Choma, J
    Draper, J
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 286 - 291
  • [47] A Continuous-Time ΔΣ Modulator with a Digital Technique for Excess Loop Delay Compensation
    Zhang, Yi
    Chen, Chia-Hung
    He, Tao
    Meng, Xin
    Temes, Gabor C.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 934 - 937
  • [48] A micro power continuous-time ΣΔ modulator
    Samid, L
    Manoli, Y
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 165 - 168
  • [49] A sixth-order subsampling continuous-time bandpass delta-sigma modulator
    Chen, Y
    Tiew, KT
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5589 - 5592
  • [50] Continuous-time quadrature modulator receivers
    Vancorenland, P
    Coppejans, P
    Steyaert, M
    ANALOG CIRCUIT DESIGN: STRUCTURED MIXED-MODE DESIGN, MULTI-BIT SIGMA-DELTA CONVERTERS, SHORT RANGE RF CIRCUITS, 2002, : 387 - 410