Use of charge sharing to reduce energy consumption in wide fan-in gates

被引:0
|
作者
Khellah, MM [1 ]
Elmasry, MI [1 ]
机构
[1] Univ Waterloo, E&EC Dept, Waterloo, ON N2L 3G1, Canada
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a novel technique to reduce the energy and delay of dynamic large fan-in gates. The basic idea is to generate a low swing output signal by first charging a small dummy capacitor and then discharging it on the (pre-discharged) gate output. By employing the principle of charge sharing, a small swing will be created on the gate output. This swing can be then detected and restored to CMOS level using a sense amplifier. Simulation results illustrates 2 to 4 times energy savings and up to 3.6 times speed-up as compared to conventional dynamic approaches. The design of a 32 x 32 TLB in a 0.6 um process using the proposed approach is also described.
引用
收藏
页码:A9 / A12
页数:4
相关论文
共 50 条
  • [1] Performance evaluation of domino logic circuits for wide fan-in gates with FinFET
    Ajay Kumar Dadoria
    Kavita Khare
    Uday Panwar
    Anita Jain
    Microsystem Technologies, 2018, 24 : 3341 - 3348
  • [2] Improved domino logic circuits and its application in wide fan-in OR gates
    Bansal D.
    Nagar B.C.
    Singh B.P.
    Kumar A.
    Micro and Nanosystems, 2020, 12 (01) : 58 - 67
  • [3] Proposed time-mode wide fan-in NAND and NOR gates
    Sharroush, Sherif M.
    Badry, Emad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (07) : 3480 - 3513
  • [4] A new low-power dynamic circuit for wide fan-in gates
    Asyaei, Mohammad
    INTEGRATION-THE VLSI JOURNAL, 2018, 60 : 263 - 271
  • [5] Performance evaluation of domino logic circuits for wide fan-in gates with FinFET
    Dadoria, Ajay Kumar
    Khare, Kavita
    Panwar, Uday
    Jain, Anita
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (08): : 3341 - 3348
  • [6] A new leakage-tolerant domino circuit for wide fan-in gates with CNTFET
    Kumar, Anil
    Shrivastava, Bhavna P.
    Dadoria, Ajay Kumar
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
  • [7] NAND/NOR adiabatic gates: Power consumption evaluation and comparison versus the fan-in
    Alioto, M
    Palumbo, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2002, 49 (09) : 1253 - 1262
  • [8] ;m Low Leakage and High Performance Dynamic Logic Wide Fan-in Gates
    Koshy, Lidiya Mariam
    Chandran, Jyothish
    2014 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS: MAGNETICS, MACHINES AND DRIVES (AICERA/ICMMD), 2014,
  • [9] Low leakage domino logic circuit for wide fan-in gates using CNTFET
    Garg, Sandeep
    Gupta, Tarun K.
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (02) : 163 - 173
  • [10] Analyzing noise robustness of wide fan-in dynamic logic gates under process variations
    Frustaci, Fabio
    Lanuzza, Marco
    Perri, Stefania
    Corsonello, Pasquale
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (05) : 452 - 467