A CMOS ΔΣ fractional-N frequency synthesizer with quantization noise pushing technique

被引：3
|
作者：
Yang, Yu-Che [1 ]
Lu, Shey-Shi [1 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10764, Taiwan
来源：
2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2007年
关键词：
Delta Sigma; quantization noise; frequency synthesizer and phase-locked loops;
D O I：
10.1109/VLSIC.2007.4342743
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A Delta Sigma fractional-N frequency synthesizer with a quantization noise pushing technique is implemented in a 0.18um CMOS technology. The in-band phase noise can be lowered by 12 dB, and the out-band phase noise contributed by the Delta Sigma modulator can be reduced by more than 15dB with this technique. The power consumption is 26.8mW from a 2V supply.
引用
收藏
页码：262 / 263
页数：2
相关论文
共 50 条
  • [41] Behavioral modeling and simulation of fractional-N frequency synthesizer
    Huang, Shuilong
    Wang, Zhihua
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 59 (03) : 317 - 323
  • [42] A Quantization Error Minimization Using DDS-DAC for Wideband Fractional-N Frequency Synthesizer
    Wu, Yi-Da
    Huang, Po-Chiun
    2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 69 - 72
  • [43] A low spur fractional-N frequency synthesizer architecture
    Kratyuk, V
    Hanumolu, PK
    Moon, UK
    Mayaram, K
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2807 - 2810
  • [44] A 6 GHz dual fractional-N frequency synthesizer
    不详
    MICROWAVE JOURNAL, 2000, 43 (10) : 184 - +
  • [45] Modeling and simulation to the design of ΣΔ fractional-N frequency synthesizer
    Huang, Shuilong
    Ma, Huainan
    Wang, Zhihua
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 291 - +
  • [46] Behavioral modeling and simulation of jitter and phase noise in fractional-N PLL frequency synthesizer
    Mao, XJ
    Yang, HZ
    Wang, H
    BMAS 2004: IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION CONFERENCE - PROCEEDINGS, 2004, : 25 - 30
  • [47] A 0.13 mu m CMOS Delta Sigma fractional-N frequency synthesizer for WLAN transceivers
    Chu Xiaojie
    Jia Hailong
    Lin Min
    Shi Yin
    Foster, Dai Fa
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (10)
  • [48] A 2.5GHz CMOS fully-integrated ΔΣ-controlled fractional-N frequency synthesizer
    Dehghani, R
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 163 - 167
  • [49] A K-Band Fractional-N Frequency Synthesizer With a Low Phase Noise LC VCO in 90nm CMOS
    Wang, Zhenwu
    Jiang, Sijia
    Jiang, Hanjun
    Chi, Baoyong
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [50] A Wideband Phase Modulation Technique Adopting Fractional-N Direct Digital Frequency Synthesizer
    Zhang, Bohai
    You, Fei
    Tong, Renbin
    He, Songbai
    2014 IEEE RADIO & WIRELESS SYMPOSIUM (RWS), 2014, : 214 - 216
12345