Semi-formal test generation with Genevieve

被引:0
|
作者
Dushina, J [1 ]
Benjamin, M [1 ]
Geist, D [1 ]
机构
[1] STMicroelectronics, Bristol BS32 4SQ, Avon, England
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the first application of the Genevieve test generation methodology. The Genevieve approach uses semi-formal techniques derived from "model-checking" to generate test suites for specific behaviours of the design under test. An "interesting" behaviour is claimed to be unreachable. If a path from an initial state to the state of interest does exist, a counter-example is generated. The sequence of states specifies a test for the desired behaviour. To highlight real problems that could appear during test generation, we chose the Store Data Unit (SDU) of the ST100, a new high performance digital signal processor (DSP) developed by STMi-croelectronics. This unit is specifically selected because of the following key issues: 1. big data structures that can not be directly modelled without state explosion, 2. complex control logic that would require an excessive number of tests to exercise exhaustively, 3. a design where it is difficult to determine how to drive the complete system to ensure a given behaviour in the unit under test. The Genvieve methodology allowed us to define a coverage model specifically devoted to covering corner cases of the design. Hence the generated test suite achieved very efficient coverage of corner cases, and checked not only functional correctness but also whether the implementation matched design intent. As a result the Genevieve tests discovered some subtle performance bugs which would otherwise be very difficult to find.
引用
收藏
页码:617 / 622
页数:6
相关论文
共 50 条
  • [1] Semi-formal test generation for a block of industrial DSP
    Dushina, J
    Benjamin, M
    Geist, D
    [J]. 19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 131 - 136
  • [2] Semi-formal design of reliable mesh generation systems
    ElSheikh, AH
    Smith, S
    Chidiac, SE
    [J]. ADVANCES IN ENGINEERING SOFTWARE, 2004, 35 (12) : 827 - 841
  • [3] Semi-formal test generation and resolving a temporal abstraction problem in practice: Industrial application
    Dushina, J
    Benjamin, M
    Geist, D
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 699 - 704
  • [4] Integrating semi-formal and formal requirements
    Wieringa, R
    Dubois, E
    Huyts, S
    [J]. ADVANCED INFORMATION SYSTEMS ENGINEERING, 1997, 1250 : 19 - 32
  • [5] Linking paradigms, semi-formal and formal notations
    Habrias, H
    Faucou, S
    [J]. TEACHING FORMAL METHODS, PROCEEDINGS, 2004, 3294 : 166 - 184
  • [6] Semi-formal verification at IBM
    Baumgartner, Jason R.
    [J]. HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 152 - 152
  • [7] Can semi-formal be made more formal?
    Banerjee, Ansuman
    Dasgupta, Pallab
    Chakrabarti, Partha P.
    [J]. NEXT GENERATION DESIGN AND VERIFICATION METHODOLOGIES FOR DISTRIBUTED EMBEDDED CONTROL SYSTEMS, 2007, : 193 - +
  • [8] Automatic test generation from semi-formal specifications for functional verification of System-on-Chip designs
    Kirchsteiger, Christoph M.
    Grinschgl, Johannes
    Trummer, Christoph
    Steger, Christian
    Weiss, Reinhold
    Pistauer, Markus
    [J]. 2008 2ND ANNUAL IEEE SYSTEMS CONFERENCE, 2008, : 260 - +
  • [9] On combining semi-formal and formal object specification techniques
    Gogolla, M
    Richters, M
    [J]. RECENT TRENDS IN ALGEBRAIC DEVELOPMENT TECHNIQUES, 1998, 1376 : 238 - 252
  • [10] Crossing the borderline - From formal to semi-formal specifications
    Bollin, Andreas
    [J]. SOFTWARE ENGINEERING TECHNIQUES: DESIGN FOR QUALITY, 2006, 227 : 73 - 84