NUMA-aware memory coloring for multicore real-time systems

被引:4
|
作者
Pan, Xing [1 ]
Mueller, Frank [1 ]
机构
[1] North Carolina State Univ, Dept Comp Sci, Raleigh, NC 27519 USA
基金
美国国家科学基金会;
关键词
Memory access; NUMA; Real-time predictability;
D O I
10.1016/j.sysarc.2021.102188
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Non-uniform memory access (NUMA) systems are characterized by varying memory latencies so that execution times may become unpredictable in a multicore real-time system. This results in overly conservative scheduling with low utilization due to loose bounds on a task's worst-case execution time (WCET). This work contributes a controller/node-aware memory coloring (CAMC) allocator inside the Linux kernel for the entire address space to reduce access conflicts and latencies by isolating tasks from one another. CAMC improves timing predictability and performance over Linux' buddy allocator and prior coloring methods. It provides core isolation with respect to banks and memory controllers for real-time systems. This work is the first to consider multiple memory controllers in real-time systems, combine them with bank coloring, and assess its performance on a NUMA architecture, to the best of our knowledge.
引用
收藏
页数:14
相关论文
共 50 条
  • [41] Extending a Multicore Multithread Simulator to Model Power-Aware Hard Real-Time Systems
    Luis March, Jose
    Sahuquillo, Julio
    Hassan, Houcine
    Petit, Salvador
    Duato, Jose
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT 2, PROCEEDINGS, 2010, 6082 : 444 - 453
  • [42] TA-HRT: A temperature-aware scheduler for heterogeneous real-time multicore systems
    Sharma, Yanshul
    Das, Zinea
    Das, Alok
    Moulik, Sanjay
    2020 IEEE 19TH INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM 2020), 2020, : 104 - 111
  • [43] Power-aware scheduling with effective task migration for real-time multicore embedded systems
    Luis March, Jose
    Sahuquillo, Julio
    Petit, Salvador
    Hassan, Houcine
    Duato, Jose
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (14): : 1987 - 2001
  • [44] Integrating Online Safety-related Memory Tests in Multicore Real-Time Systems
    Donnarumma, Ciro
    Biondi, Alessandro
    De Rosa, Francesco
    Di Carlo, Stefano
    2020 IEEE 41ST REAL-TIME SYSTEMS SYMPOSIUM (RTSS), 2020, : 296 - 307
  • [45] Synchronization-Aware Energy Management for VFI-Based Multicore Real-Time Systems
    Han, Jian-Jun
    Wu, Xiaodong
    Zhu, Dakai
    Jin, Hai
    Yang, Laurence T.
    Gaudiot, Jean-Luc
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (12) : 1682 - 1696
  • [46] IA3: An Interference Aware Allocation Algorithm for Multicore Hard Real-Time Systems
    Paolieri, Marco
    Quinones, Eduardo
    Cazorla, Francisco J.
    Davis, Robert I.
    Valero, Mateo
    17TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2011), 2011, : 280 - 290
  • [47] Interference-Aware Schedulability Analysis and Task Allocation for Multicore Hard Real-Time Systems
    Aceituno, Jose Maria
    Guasque, Ana
    Balbastre, Patricia
    Simo, Jose
    Crespo, Alfons
    ELECTRONICS, 2022, 11 (09)
  • [48] Power-Aware Scheduling of Fixed Priority Tasks in Soft Real-Time Multicore Systems
    Ansari, K. Hakkim
    Chitra, P.
    Sonaiyakarthick, P.
    2013 IEEE INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING, COMMUNICATION AND NANOTECHNOLOGY (ICE-CCN'13), 2013, : 496 - 502
  • [49] A simple power-aware scheduling for multicore systems when running real-time applications
    Bautista, Diana
    Sahuquillo, Julio
    Hassan, Houcine
    Petit, Salvador
    Duato, Jose
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 847 - 853
  • [50] Data Bus Slicing for Contention-Free Multicore Real-Time Memory Systems
    Jalle, Javier
    Quinones, Eduardo
    Abella, Jaume
    Fossati, Luca
    Zulianello, Marco
    Cazorla, Francisco J.
    2016 11TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2016,