Voltage Controlled Resistor for mismatch adjustment in analog CMOS circuits

被引：0

作者：

Yu, BY ^{[1
]}

Scott, T ^{[1
]}

Gupta, S ^{[1
]}

Sridharan, S ^{[1
]}

Black, W ^{[1
]}

机构：

[1] Iowa State Univ, Dept Elect & Comp Engn, Analog & Mixed Signal Design Ctr, Ames, IA 50011 USA

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A Voltage Controlled Resistor (VCR) scheme is demonstrated for use in precision analog applications on standard CMOS processes. This technique utilizes a metal or poly overlay across an n-well resistor field region to slightly modulate the well resistivity. This scheme is quite useful in data converters employing dynamic element matching and amplifiers employing offset cancellation as the maximum adjustable change in resistance is only slightly larger than typical component mismatches. This small voltage variability allows for simple but very precise calibration compared to traditional methods. A macro-model of the VCR is proposed based on device simulation results from ATLAS(TM). Simulation of this device in a dynamic element matching circuit is also demonstrated.

引用

页码：563 / 566

页数：4

共 50 条

[31] Ultra-Low-Voltage Operation of CMOS Analog Circuits: Amplifiers, Oscillators, and Rectifiers
Galup-Montoro, C.
Schneider, M. C.
Machado, M. B.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (12) : 932 - 936
[32] Resizing methodology for CMOS analog circuits
Levi, Timothee
Tomas, Jean
Lewis, Noeelle
Fouillat, Pascal
[J]. VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
[33] High-/Mixed-Voltage RF and Analog CMOS Circuits Come of Age
Mak, Pui-In
Martins, Rui P.
[J]. IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2010, 10 (04) : 27 - 39
[34] Design techniques and paradigms toward design of low-voltage CMOS analog circuits
Prodanov, VI
Green, MM
[J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 129 - 132
[35] Low-Voltage Wireless Analog CMOS Circuits toward 0.5 V Operation
Matsuoka, Toshimasa
Wang, Jun
Kihara, Takao
Ham, Hyunju
Taniguchi, Kenji
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (02) : 356 - 366
[36] Robust design and yield enhancement of low-voltage CMOS analog integrated circuits
Tarim, TB
Ismail, M
Kuntman, HH
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2001, 48 (04) : 475 - 486
[37] Continuous and Discrete Time Low Voltage Analog Circuits in 16 nm CMOS Technology
Pourashraf, Shirin
Ramirez-Angulo, Jaime
Diaz-Armendariz, Alejandra
[J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[38] Will analog circuits continue scaling with CMOS?
[J]. Electronic Design, 2002, 50 (08)
[39] Analog Layout Generator for CMOS Circuits
Yilmaz, Ender
Duendar, Guenhan
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (01) : 32 - 45
[40] ANALOG CMOS MULTIPLIER FOR NEURAL CIRCUITS
DEVOS, A
DEBLEECKER, R
DEVOS, J
DEMEY, M
DEMUNNYNCK, M
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (04) : 729 - 734

← 1 2 3 4 5 →