A High Stability, Low Supply Voltage and Low Standby Power Six-Transistor CMOS SRAM

被引：0
|
作者：
Kobayashi, Nobuaki [1 ]
Ito, Ryusuke [1 ]
Enomoto, Tadayoshi [1 ]
机构：
[1] Chuo Univ, Bunkyo Ku, 1-13-27 Kasuga, Tokyo 1128551, Japan
来源：
2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2015年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：10 / 11
页数：2
相关论文
共 50 条
  • [1] Development of a High Stability, Low Standby Power Six-Transistor CMOS SRAM Employing a Single Power Supply
    Kobayashi, Nobuaki
    Enomoto, Tadayoshi
    [J]. 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 15 - 16
  • [2] Development of a Low Standby Power Six-Transistor CMOS SRAM Employing a Single Power Supply
    Kobayashi, Nobuaki
    Enomoto, Tadayoshi
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2018, E101C (10): : 822 - 830
  • [3] Single-Power-Supply Six-Transistor CMOS SRAM Enabling Low-Voltage Writing, Low-Voltage Reading, and Low Standby Power Consumption
    Enomoto, Tadayoshi
    Kobayashi, Nobuaki
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2023, E106C (09) : 466 - 476
  • [4] A Large "Read" and "Write" Margins, Low Leakage Power, Six-Transistor 90-nm CMOS SRAM
    Enomoto, Tadayoshi
    Kobayashi, Nobuaki
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04): : 530 - 538
  • [5] Efficient Voltage Conversion for SRAM Low Standby Power Modes
    Clark, Lawrence T.
    Chen, Tai-Hua
    Chaudhary, Vikas
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 73 - 76
  • [6] Novel CMOS composite transistor for low voltage low power applications
    Ismail, AM
    Soliman, AM
    [J]. FREQUENZ, 2001, 55 (7-8) : 219 - 223
  • [7] A Low Power CMOS Voltage Mode SRAM Cell for High Speed VLSI Design
    Upadhyay, Prashant
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    [J]. 2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 25 - 28
  • [8] High-voltage-tolerant power supply in a low-voltage CMOS technology
    Potanin, VY
    Potanina, EE
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 393 - 396
  • [9] Supply and threshold voltage scaling for low power CMOS
    Gonzalez, R
    Gordon, BM
    Horowitz, MA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) : 1210 - 1216
  • [10] Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits
    Pant, P
    De, VK
    Chatterjee, A
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 538 - 545
12345