Nano scale computational architectures with Spin Wave Bus

被引:181
|
作者
Khitun, A [1 ]
Wang, KL [1 ]
机构
[1] Univ Calif Los Angeles, MARCO Focus Ctr Funct Engineered Nano Architecton, Dept Elect Engn, Device Res Lab, Los Angeles, CA 90095 USA
关键词
nanotechnology; spin waves; logic device;
D O I
10.1016/j.spmi.2005.07.001
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
We propose and analyze a new kind of nano scale computational architectures using spin waves as a physical mechanism for device interconnection. Information is encoded into the phase of spin waves propagating in a ferromagnetic film - a Spin Wave Bus. We describe several possible logic devices utilizing spin waves. The performance of the proposed devices is illustrated by numerical modeling based on the experimental data for spin wave excitation and propagation in NiFe film. The key advantage of the proposed architectures is that information transmission is accomplished without charge transfer. Potentially, the architectures with Spin Wave Bus may be beneficial in terms of power consumption and resolve the interconnect problem. Another expected benefit is in the enhanced logic functionality. Using phase logic, it is possible to realize a number of logic functions in one device. These advantages make the architectures with a Spin Wave Bus very promising for application in ultra-high-density integrated circuits (more than 10(10) devices per square inch). (C) 2005 Elsevier Ltd. All rights reserved.
引用
收藏
页码:184 / 200
页数:17
相关论文
共 50 条
  • [31] Spin wave modes of two magnetostatic coupled spin transfer torque nano-oscillators
    Mancilla-Almonacid, D.
    Arias, R. E.
    Escobar, R. A.
    Altbir, D.
    Allende, S.
    JOURNAL OF APPLIED PHYSICS, 2018, 124 (16)
  • [32] Overcoming the limitations of bus-based architectures
    Gilbert, M
    ELECTRONIC ENGINEERING, 2001, 73 (891): : 39 - +
  • [33] Multiagent service architectures for bus fleet management
    Fernández, A
    Ossowski, S
    Alonso, E
    INTEGRATED COMPUTER-AIDED ENGINEERING, 2004, 11 (02) : 101 - 115
  • [34] MULTIPROCESSING ON HIGH-END BUS ARCHITECTURES
    PECKHAM, C
    I&CS-CONTROL TECHNOLOGY FOR ENGINEERS AND ENGINEERING MANAGEMENT, 1991, 64 (01): : 57 - 60
  • [35] Modeling crosstalk effects in CNT bus architectures
    Rossi, Daniele
    Cazeaux, Jose Manuel
    Metra, Cecilia
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (02) : 133 - 145
  • [36] Optical Wave Engineering for nano-scale surface metrology
    Shamir, J
    Spektor, B
    Parkhomenko, Y
    WAVE-OPTICAL SYSTEMS ENGINEERING II, 2003, 5182 : 197 - 205
  • [37] Towards computational insights into the large-scale structure of spin foams
    Dittrich, Bianca
    Eckert, Frank C.
    LOOPS 11: NON-PERTURBATIVE / BACKGROUND INDEPENDENT QUANTUM GRAVITY, 2012, 360
  • [38] Nano-scale effects of selective spin-on polymer deposition
    Burns, Ryan L.
    Zhang, Yuanyi
    D'Ambra, Colton
    Somervell, Mark H.
    Berglund, Sean
    Carcasi, Michael
    Huli, Lior
    Muramatsu, Makoto
    Segalman, Rachel A.
    Hawker, Craig J.
    Bates, Christopher M.
    ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXVIII, 2021, 11612
  • [39] Computational complexity and pyramidal Architectures
    de Souto, MCP
    de Oliveira, WR
    Ludermir, TB
    8TH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING, VOLS 1-3, PROCEEDING, 2001, : 1338 - 1343
  • [40] FEATURES OF COMPUTATIONAL MOBILE ARCHITECTURES
    Ciovica, Laurentiu
    Cristescu, Marian Pompiliu
    Ciovica, Liviu
    CRISES AFTER THE CRISIS: INQUIRIES FROM A NATIONAL, EUROPEAN AND GLOBAL PERSPECTIVE, VOL III, 2011, : 357 - 360