Reversible logic to cryptographic hardware: A new paradigm

被引:0
|
作者
Thapliyal, Himanshu [1 ]
Zwolinski, Mark [2 ]
机构
[1] Int Inst Informat Technol, Ctr VLSI & Embedded Syst Technol, Hyderabad 500032, Andhra Pradesh, India
[2] Univ Southampton, Elect & Comp Sci, Elect Syst Design Grp, Southampton, Hants, England
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Differential Power Analysis (DPA) presents a major challenge to mathematically-secure cryptographic protocols. Attackers can break the encryption by measuring the energy consumed in the working digital circuit. To prevent this type of attack, this paper proposes the use of reversible logic for designing the ALU of a cryptosystem. Ideally, reversible circuits dissipate zero energy. Thus, it would be of great significance to apply reversible logic to designing secure cryptosystems. As far as is known, this is the first attempt to apply reversible logic to developing secure cryptosystems. In a prototype of a reversible ALU for a crypto-processor, reversible designs of adders and Montgomery multipliers are presented. The reversible designs of a carry propagate adder, four-to-two and five-to-two carry save adders are presented using a reversible TSG gate. One of the important properties of the TSG gate is that it can work singly as a reversible full adder. In order to design the reversible Montgomery multiplier, novel reversible sequential circuits are also proposed which are integrated with the proposed adders to design a reversible modulo multiplier. It is intended that this paper will provide a starting point for developing cryptosystems secure against DPA attacks.
引用
收藏
页码:342 / +
页数:2
相关论文
共 50 条
  • [1] Uniformly-switching logic for cryptographic hardware
    Markov, IL
    Maslov, D
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 432 - 433
  • [2] The Swappable Logic Unit: a paradigm for virtual hardware
    Brebner, G
    [J]. 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, : 77 - 86
  • [3] Randomly Encoding Functions: A New Cryptographic Paradigm
    Applebaum, Benny
    [J]. INFORMATION THEORETIC SECURITY, (ICITS 2011), 2011, 6673 : 25 - 31
  • [4] Embedded cryptographic hardware
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (2-3) : 69 - 71
  • [5] Efficient Implementation of Cryptographic Arithmetic Primitives Using Reversible Logic and Vedic Mathematics
    Kiran Kumar V.G.
    Shantharama Rai C.
    [J]. Journal of The Institution of Engineers (India): Series B, 2021, 102 (01) : 59 - 74
  • [6] Embedded cryptographic hardware
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    [J]. INTEGRATION-THE VLSI JOURNAL, 2007, 40 (01) : 1 - 2
  • [7] CONFIGURABLE HARDWARE - A NEW PARADIGM FOR COMPUTATION
    GRAY, JP
    KEAN, TA
    [J]. ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE DECENNIAL CALTECH CONFERENCE ON VLSI, 1989, : 279 - 295
  • [8] Design of hardware RGB to HMMD converter based on reversible logic
    Touil, Lamjed
    Ouni, Bouraoui
    [J]. IET IMAGE PROCESSING, 2017, 11 (08) : 646 - 655
  • [9] Universally composable security: A new paradigm for cryptographic protocols
    Canetti, R
    [J]. 42ND ANNUAL SYMPOSIUM ON FOUNDATIONS OF COMPUTER SCIENCE, PROCEEDINGS, 2001, : 136 - 145
  • [10] Hardware Realization of the Modular Exponentiation Operation in Cryptographic Systems Based on Binary and Multivalued Logic
    Maslennikow, Oleg
    Rajewska, Magdalena
    Berezowski, Robert
    Pawlowski, Piotr
    [J]. MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 271 - 275