Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors

被引:4
|
作者
Feliu, Josue [1 ]
Sahuquillo, Julio [1 ]
Petit, Salvador [1 ]
Eeckhout, Lieven [2 ]
机构
[1] Univ Politecn Valencia, Dept Comp Engn, E-46022 Valencia, Spain
[2] Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium
基金
欧洲研究理事会;
关键词
Schedules; Message systems; Symbiosis; Program processors; Degradation; Resource management; Throughput; Simultaneous multithreading (SMT); symbiotic job scheduling; thread isolation; PERFORMANCE;
D O I
10.1109/TPDS.2019.2934955
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Resource sharing is a critical issue in simultaneous multithreading (SMT) processors as threads running simultaneously on an SMT core compete for shared resources. Symbiotic job scheduling, which co-schedules applications with complementary resource demands, is an effective solution to maximize hardware utilization and improve overall system performance. However, symbiotic job scheduling typically distributes threads evenly among cores, i.e., all cores get assigned the same number of threads, which we find to lead to sub-optimal performance. In this paper, we show that asymmetric schedules (i.e., schedules that assign a different number of threads to each SMT core) can significantly improve performance compared to symmetric schedules. To leverage this finding, we propose thread isolation, a technique that turns symmetric schedules into asymmetric ones yielding higher overall system performance. Thread isolation identifies SMT-adverse applications and schedules them in isolation on a dedicated core to mitigate their sharp performance degradation under SMT. Our experimental results on an IBM POWER8 processor show that thread isolation improves system throughput by up to 5.5 percent compared to a state-of-the-art symmetric symbiotic job scheduler.
引用
收藏
页码:359 / 373
页数:15
相关论文
共 50 条
  • [21] Eliminating inter-thread interference in register file for SMT processors
    Yang, H
    Cui, G
    Yang, XZ
    [J]. PDCAT 2005: SIXTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2005, : 40 - 45
  • [22] Using instruction fetch policy to control performance of a thread in SMT processors
    School of Computer Science, National University of Defense Technology, Changsha 410073, China
    [J]. Jisuanji Xuebao, 2008, 2 (309-317):
  • [23] Co-scheduling threads in SMT processors fairly
    College of Computer, National University of Defense Technology, Changsha 410073, China
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2008, 36 (02): : 224 - 229
  • [24] Collaborative Scheduling of DAG Structured Computations on Multicore Processors
    Xia, Yinglong
    Prasanna, Viktor K.
    [J]. PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), 2010, : 63 - 72
  • [25] Task-Aware Priority Scheduling for Multicore Processors
    Shi, Qiu-Wei
    [J]. PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND INFORMATION SYSTEMS, 2016, 52 : 106 - 110
  • [26] Contention-Aware Scheduling for Asymmetric Multicore Processors
    Fan, Xiaokang
    Sui, Yulei
    Xue, Jingling
    [J]. 2015 IEEE 21ST INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2015, : 742 - 751
  • [27] Thermal Prediction and Scheduling of Network Applications on Multicore Processors
    Chou, Chih-Hsun
    Belviranli, Mehmet E.
    Bhuyan, Laxmi N.
    [J]. 2013 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS), 2013, : 115 - +
  • [28] Scheduling dense linear algebra operations on multicore processors
    Kurzak, Jakub
    Ltaief, Hatem
    Dongarra, Jack
    Badia, Rosa M.
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2010, 22 (01): : 15 - 44
  • [29] Reliability-Aware Scheduling on Heterogeneous Multicore Processors
    Naithani, Ajeya
    Eyerman, Stijn
    Eeckhout, Lieven
    [J]. 2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, : 397 - 408
  • [30] Cache Utilization-Aware Scheduling for Multicore Processors
    Chu, Edward T. -H.
    Lu, Wen-wei
    [J]. 2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 368 - 371