High Speed Mask Inspection Data Prep Flow based on Pipelining

被引:0
|
作者
Hung, Dan [1 ]
Morales, Domingo [1 ]
Canepa, Juan Pablo [1 ]
Kim, Stephen [1 ]
Liu, Po
Sier, Jean-Paul
LoPresti, Patrick
机构
[1] Synopsys Inc, Mountain View, CA 94043 USA
来源
PHOTOMASK TECHNOLOGY 2011 | 2011年 / 8166卷
关键词
mask inspection; mask inspection data preparation; MDP; OASIS.MASK; pipeline flow; I/O bottlenecks;
D O I
10.1117/12.896964
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Mask manufacturers are continuously challenged as a result of the explosive growth in mask pattern data volume. This paper presents a new pipelined approach to mask data preparation for inspection that significantly reduces the data preparation times compared to the conventional flows used today. The focus of this approach minimizes I/O bottlenecks and allows for higher throughput on computer clusters. This solution is optimized for the industry standard OASIS.MASK format. These enhancements in the data processing flow, along with optimizations in the data preparation system architecture, offer a more efficient and highly scalable solution for mask inspection data preparation.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Integrated method of mask data checking and inspection data prep for manufacturable mask inspection: inspection rule violations
    McCall, J
    Reddy, V
    Kim, HM
    Babasa, M
    [J]. 21ST ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2002, 4562 : 161 - 170
  • [2] Mask defect inspection study with high speed mask inspection system
    Jun, J
    Kim, H
    Choi, S
    Choi, Y
    Han, O
    [J]. 24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 64 - 71
  • [3] PIPELINING AND THROTTLING SPEED DATA TRANSFERS
    WITTE, K
    [J]. EDN, 1985, 30 (19) : 187 - &
  • [4] Latch based interconnect pipelining for high speed integrated circuits
    Xu, Jingye
    Chowdhury, Masud H.
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2006, : 295 - 300
  • [5] High speed actinic EUV mask blank inspection with dark-field imaging
    Terasawa, T
    Tezuka, Y
    Ito, M
    Tomie, T
    [J]. EMLC 2005: 21ST EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2005, 5835 : XIII - XX
  • [6] High-Speed Fractal Image Compression Featuring Deep Data Pipelining Strategy
    Saad, Abdul-Malik H. Y.
    Abdullah, Mohd Z.
    [J]. IEEE ACCESS, 2018, 6 : 71389 - 71403
  • [7] High speed actinic EUV mask blank inspection with dark-field imaging
    Terasawa, T
    Tezuka, Y
    Ito, M
    Tomie, T
    [J]. PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 804 - 811
  • [8] High-speed parallel CRC implementation based on unfolding, pipelining, and retiming
    Cheng, Chao
    Parhi, Keshdb K.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (10) : 1017 - 1021
  • [9] HIGH RELIABLE MASK INSPECTION SYSTEM
    TSUJIYAMA, B
    SAITO, K
    KURIHARA, K
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1978, 125 (08) : C352 - C352
  • [10] Design of a low latency high speed pipelining multiplier
    Wu, YJ
    Chen, HY
    Wei, SJ
    [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 551 - 554