Adaptive Test for RF/Analog Circuit Using Higher Order Correlations among Measurements

被引:3
|
作者
Li, Yanjun [1 ]
Yilmaz, Ender [2 ]
Sarson, Pete [3 ]
Ozev, Sule [4 ]
机构
[1] Univ Elect Sci & Technol China, CAE, Chengdu, Sichuan, Peoples R China
[2] NXP Semicond, Austin, TX USA
[3] Dialog Semicond, Swindon, Wilts, England
[4] Arizona State Univ, Tempe, AZ USA
基金
美国国家科学基金会;
关键词
Initial test list; fail rate; marginality; higher order correlation; TEST COMPACTION; ANALOG; RF;
D O I
10.1145/3308566
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As process variations increase and devices get more diverse in their behavior, using the same test list for all devices is increasingly inefficient. Methodologies that adapt the test sequence with respect to lot, wafer, or even a device's own behavior help contain the test cost while maintaining test quality. In adaptive test selection approaches, the initial test list, a set of tests that are applied to all devices to learn information, plays a crucial role in the quality outcome. Most adaptive test approaches select this initial list based on fail probability of each test individually. Such a selection approach does not take into account the correlations that exist among various measurements and potentially will lead to the selection of correlated tests. In this work, we propose a new adaptive test algorithm that includes a mathematical model for initial test ordering that takes correlations among measurements into account. The proposed method can be integrated within an existing test flow running in the background to improve not only the test quality but also the test time. Experimental results using four distinct industry circuits and large amounts of measurement data show that the proposed technique outperforms prior approaches considerably.
引用
收藏
页数:16
相关论文
共 50 条
  • [21] A Maximum Entropy Test for Evaluating Higher-Order Correlations in Spike Counts
    Onken, Arno
    Dragoi, Valentin
    Obermayer, Klaus
    PLOS COMPUTATIONAL BIOLOGY, 2012, 8 (06)
  • [22] Observation of high-frequency analog/RF electrical circuit characteristics by on-chip thermal measurements
    Altet, Josep
    Mateo, Diego
    Gonzalez, Jose Luis
    Aldrete-Vidrio, Eduardo
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3450 - +
  • [23] Adaptive identification using higher-order statistics
    Mei, Q
    Wang, M
    Lu, JH
    Shi, XQ
    ICSP '98: 1998 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, PROCEEDINGS, VOLS I AND II, 1998, : 73 - 76
  • [24] Adaptive filtering using Higher Order Statistics (HOS)
    Manseur, A., 2012, International Journal of Computer Science Issues (IJCSI) (09):
  • [25] Simulations and RF measurements of the fundamental and higher order modes of the ThomX 500 MHz cavity
    El Khaldi, M.
    Drebot, I.
    Lepercq, P.
    Mercier, B.
    Marie, R.
    Roulet, T.
    Variola, A.
    Wicek, F.
    Dias, H.
    Diop, M.
    El Ajjouri, M.
    Lopes, R.
    Loulergue, A.
    Marchand, P.
    Ribeiro, F.
    Sreedharan, R.
    IPAC 2013: Proceedings of the 4th International Particle Accelerator Conference, 2013, : 2711 - 2713
  • [26] Multiobjective analog/RF circuit sizing using an improved brain storm optimization algorithm
    Dash, Satyabrata
    Joshi, Deepak
    Trivedi, Gaurav
    MEMETIC COMPUTING, 2018, 10 (04) : 423 - 440
  • [27] Multiobjective analog/RF circuit sizing using an improved brain storm optimization algorithm
    Satyabrata Dash
    Deepak Joshi
    Gaurav Trivedi
    Memetic Computing, 2018, 10 : 423 - 440
  • [28] Analog and RF Circuit Constrained Optimization Using Multi-Objective Evolutionary Algorithms
    Touloupas, Kostas
    Sotiriadis, Paul Peter
    2021 IEEE 12TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEM (LASCAS), 2021,
  • [29] Adaptive Testing of Analog/RF Circuits Using Hardware Extracted FSM Models
    Deyati, Sabyasachi
    Muldrey, Barry J.
    Chatterjee, Abhijit
    2016 IEEE 34TH VLSI TEST SYMPOSIUM (VTS), 2016,
  • [30] Enhancing test effectiveness for analog circuits using synthesized measurements
    Variyam, PN
    Chatterjee, A
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 132 - 137