A prototype implementation of a two-channel frequency-translating hybrid ADC

被引:0
|
作者
Mazlouman, Shahrzad Jalali [1 ]
Sheikhaei, Samad [1 ]
Mirabbasi, Shahriar [1 ]
机构
[1] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a proof-of-concept prototype of a two-channel frequency-translating hybrid (FTH) analog-to-digital converter (ADC) is implemented using off-the shelf components. The FTH structure is suitable for high-bandwidth ADCs. In this architecture, the wideband input signal is decomposed into smaller frequency subbands (channels). Each channel consists of a two-path system that frequency translates its input signal to baseband, lowpass filters each path signal using identical analog baseband filters, and samples and digitizes each path signal using identical baseband lower-speed ADC circuits. Unlike conventional parallel architectures, sampling is accomplished after splitting the signal into narrow baseband components alleviating the need for high-speed S/H circuitry. After digitizing the signal in each channel, the low-rate subband samples are upconverted back to their respective center frequencies, filtered, and recombined to reconstruct the digital representation of the original wideband input signal. The digital filters are optimized to minimize the reconstruction error. It is shown that the effects of many major analog non-idealities can be compensated in the digital domain.
引用
收藏
页码:117 / 120
页数:4
相关论文
共 50 条
  • [31] 4-and 6-GS/s 4-bit frequency-translating hybrid ADCs in 90-nm CMOS
    Mazlouman, Shahrzad Jalali
    Sheikhaei, Samad
    Mirabbasi, Shahriar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 68 (03) : 329 - 340
  • [32] 4- and 6-GS/s 4-bit frequency-translating hybrid ADCs in 90-nm CMOS
    Shahrzad Jalali Mazlouman
    Samad Sheikhaei
    Shahriar Mirabbasi
    Analog Integrated Circuits and Signal Processing, 2011, 68 : 329 - 340
  • [33] Design and Implementation of Two-Channel Linear Phase Filter Bank Using New Hybrid Sparse Particle Swarm Optimization Algorithm
    Soni, Teena
    Kumar, A.
    Panda, Manoj Kumar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2025,
  • [34] A two-channel recorder of single signals with a 400-MHz-sampling frequency
    Bulgakov, A.Yu.
    V'yukhin, V.N.
    Popov, Yu.A.
    Shalaginov, Yu.V.
    Pribory i Tekhnika Eksperimenta, 2003, 46 (01): : 44 - 46
  • [35] A two-channel recorder of single signals with a 400-MHz-sampling frequency
    Bulgakov, AY
    V'yukhin, VN
    Popov, YA
    Shalaginov, YV
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2003, 46 (01) : 39 - 41
  • [36] Computational Complexity Reduction of Two-Channel PMWF Using Frequency Averaging Technique
    Kim, Youngil
    Seo, Kiwon
    Jeong, Sangbae
    2018 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2018,
  • [37] A Two-Channel Recorder of Single Signals with a 400-MHz-Sampling Frequency
    A. Yu. Bulgakov
    V. N. V'yukhin
    Yu. A. Popov
    Yu. V. Shalaginov
    Instruments and Experimental Techniques, 2003, 46 : 39 - 41
  • [38] A Two-Channel Frequency Reconfigurable Rectenna for Microwave Power Transmission and Data Communication
    Lu, Ping
    Yang, Xue-Song
    Wang, Bing-Zhong
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2017, 65 (12) : 6976 - 6985
  • [39] Enhanced Frequency Resolution Two-Channel Two-Phase Microcontroller Lock-In Amplifier
    Alexandrino Alves, Gustavo Marcati
    Mansano, Ronaldo Domingues
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2021, 70
  • [40] Design of Two-Channel LED Stand-Alone Solar Lamp Driver Prototype for Biodynamic Application
    Ocenasek, Jiri
    Bednar, Bedrich
    Tyrpekl, Miroslav
    Michalik, Jan
    Kosan, Tomas
    2022 IEEE 20TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, PEMC, 2022, : 691 - 696