Optimisation of Montgomery modular multiplication algorithm for systolic arrays

被引：5
|
作者：
Shin, JB [1 ]
Kim, J [1 ]
Hyung, LK [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept Comp Sci, Yusong Gu, Taejon 305701, South Korea
来源：
ELECTRONICS LETTERS | 1998年 / 34卷 / 19期
关键词：
D O I：
10.1049/el:19981299
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An improved systolic array for the Montgomery modular multiplication algorithm is presented. The recursive equation proposed by Waiter is explicitly transformed into Boolean algebraic equations. By analysing and optimising these equations, the improved systolic array can he made 20% faster than that proposed by Walter.
引用
收藏
页码：1830 / 1831
页数：2
相关论文
共 50 条
  • [1] Secure Systolic Architecture for Montgomery Modular Multiplication Algorithm
    Yang, Qi
    Hu, Xiaoting
    Qin, Zhongping
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [2] MONTGOMERY MODULAR-MULTIPLICATION METHOD AND SYSTOLIC ARRAYS SUITABLE FOR MODULAR EXPONENTIATION
    IWAMURA, K
    MATSUMOTO, T
    IMAI, H
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1994, 77 (03): : 40 - 51
  • [3] New systolic modular multiplication architecture for efficient Montgomery multiplication
    Choi, Se-Hyu
    Lee, Keon-Jik
    [J]. IEICE ELECTRONICS EXPRESS, 2015, 12 (02):
  • [4] An RNS Montgomery modular multiplication algorithm
    Bajard, JC
    Didier, LS
    Kornerup, P
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (07) : 766 - 776
  • [5] An RNS montgomery modular multiplication algorithm
    Bajard, JC
    Didier, LS
    Kornerup, P
    [J]. 13TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1997, : 234 - 239
  • [6] An Optimized Montgomery Modular Multiplication Algorithm for Cryptography
    Narmadha, G.
    Balasubadra, K.
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2013, 13 (01): : 118 - 123
  • [7] HARDWARE IMPLEMENTATION OF MONTGOMERY MODULAR MULTIPLICATION ALGORITHM
    ELDRIDGE, SE
    WALTER, CD
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (06) : 693 - 699
  • [8] MONTGOMERY MODULAR-MULTIPLICATION METHOD AND SYSTOLIC ARRAYS SUITABLE FOR MODULAR EXPONENTIATION (VOL 77, PG 42, 1994)
    IWAMURA, K
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1994, 77 (04): : 43 - 43
  • [9] Montgomery Modular Multiplication on Reconfigurable Hardware: Systolic versusMultiplexed Implementation
    Perin, Guilherme
    Mesquita, Daniel Gomes
    Martins, Joao Baptista
    [J]. INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2011, 2011
  • [10] Systolic modular exponentiation via montgomery algorithm
    Tiountchik, AA
    [J]. ELECTRONICS LETTERS, 1998, 34 (09) : 874 - 875
12345