A high performance scalable fuzzy based modified Asymmetric Heterogene Multiprocessor System on Chip (AHt-MPSOC) reconfigurable architecture

被引:15
|
作者
Raveendran, Arun Prasath [1 ]
Alzubi, Jafar A. [2 ]
Sekaran, Ramesh [3 ]
Ramachandran, Manikandan [4 ]
机构
[1] Siddhartha Inst Technol & Sci, Hyderabad, Telangana, India
[2] Al Balqa Appl Univ, Salt, Jordan
[3] Velagapudi Ramakrishna Siddhartha Engn Coll, Vijayawada, Andhra Pradesh, India
[4] SASTRA Deemed Univ, Thanjavur, India
关键词
FPGA; MPSoC; hardware accelerators; MIP model; fuzzy control; GTE; ACCELERATORS; OPTIMIZATION; IMPROVEMENT;
D O I
10.3233/JIFS-189737
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This Ensuing generation of FPGA circuit tolerates the combination of lot of hard and soft cores as well as devoted accelerators on a chip. The Heterogene Multi-Processor System-on-Chip (Ht-MPSoC) architecture accomplishes the requirement of modern applications. A compound System on Chip (SoC) system designed for single FPGA chip, and that considered for the performance/power consumption ratio. In the existing method, a FPGA based Mixed Integer Programming (MIP) model used to define the Ht-MPSoC configuration by taking into consideration the sharing hardware accelerator between the cores. However, here, the sharing method differs from one processor to another based on FPGA architecture. Hence, high number of hardware resources on a single FPGA chip with low latency and power targeted. For this reason, a fuzzy based MIP and Graph theory based Traffic Estimator (GTE) are proposed system used to define New asymmetric multiprocessor heterogene framework on microprocessor (AHt-MPSoC) architecture. The bandwidths, energy consumption, wait and transmission range are better accomplished in this suggested technique than the standard technique and it is also implemented with a multi-task framework. The new Fuzzy control-based AHt-MPSoC analysis proves significant improvement of 14.7 percent in available bandwidth and 89.8 percent of energy minimized to various traffic scenarios as compared to conventional method.
引用
收藏
页码:647 / 658
页数:12
相关论文
共 4 条
  • [1] A real-time asymmetric multiprocessor reconfigurable system-on-chip architecture
    Xie, X
    Williams, JA
    Bergmann, NW
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
  • [2] A high-performance, low-area reconfiguration controller for network-on-chip-based partial dynamically reconfigurable system-on-chip designs
    Wang, Ling
    Ding, Chunda
    Wen, Dongxin
    Jiang, Yingtao
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (10) : 1207 - 1225
  • [3] High-performance flat data center network architecture based on scalable and flow-controlled optical switching system
    Calabretta, Nicola
    Miao, Wang
    Dorren, Harm
    OPTICAL INTERCONNECTS XVI, 2016, 9753
  • [4] High Performance SDN Enabled Flat Data Center Network Architecture Based on Scalable and Flow-controlled Optical Switching System
    Calabretta, Nicola
    Miao, Wang
    Dorren, Harm
    2015 17TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS (ICTON), 2015,