A symbolic approach for testability evaluation in fault diagnosis of nonlinear analog circuits

被引:0
|
作者
Fedi, G [1 ]
Giomi, R [1 ]
Manetti, S [1 ]
Piccirilli, MC [1 ]
机构
[1] Univ Florence, Dept Elect Engn, I-50139 Florence, Italy
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A symbolic approach for testability evaluation in fault diagnosis of nonlinear analog circuits is presented. The new approach extends the methodologies developed for the linear case to circuits where nonlinear components, such as diodes or transistors, are present. The testability evaluation is a fundamental information for the fault diagnosis process, whatever method will be used, also in the nonlinear case. An example of circuit verifying this consideration and the validity of the proposed approach is briefly presented.
引用
收藏
页码:E9 / E12
页数:4
相关论文
共 50 条
  • [1] An Approach to the Fault Diagnosis and Testability in Analog Circuits at Module Level
    Yang Jiawei (Beijing Institute of Remote Sensing Equipment
    and Tong.Shibai(Department of Automation
    [J]. Journal of Systems Engineering and Electronics, 1994, (02) : 26 - 40
  • [2] Approach to the fault diagnosis and testability in analog circuits at module level
    Yang, Jiawei
    Yang, Shiyuan
    Tong, Shibai
    [J]. Journal of Systems Engineering and Electronics, 1994, 5 (02) : 26 - 40
  • [3] A new symbolic approach to the fault diagnosis of analog circuits
    Catelani, M
    Fedi, G
    Giraldi, S
    Luchetta, A
    Manetti, S
    Piccirilli, MC
    [J]. JOINT CONFERENCE - 1996: IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE & IMEKO TECHNICAL COMMITTEE 7, CONFERENCE PROCEEDINGS, VOLS I AND II: QUALITY MEASUREMENTS: THE INDISPENSABLE BRIDGE BETWEEN THEORY AND REALITY (NO MEASUREMENTS? NO SCIENCE!), 1996, : 1182 - 1185
  • [4] SYMBOLIC SIMULATORS FOR THE FAULT-DIAGNOSIS OF NONLINEAR ANALOG CIRCUITS
    MANETTI, S
    PICCIRILLI, MC
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1993, 3 (01) : 59 - 72
  • [5] A symbolic approach to the fault location in analog circuits
    Fedi, G
    Liberatore, A
    Luchetta, A
    Manetti, S
    Piccirilli, MC
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 810 - 813
  • [6] On the application of symbolic techniques to the multiple fault location in low testability analog circuits
    Fedi, G
    Giomi, R
    Luchetta, A
    Manetti, S
    Piccirilli, MC
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (10): : 1383 - 1388
  • [7] Approach to fault diagnosis and its implementation of analog circuits based on symbolic analysis
    Hunan University, Changsha 410082, China
    不详
    [J]. Diangong Jishu Xuebao, 2008, 1 (24-29+64):
  • [8] Symbolic techniques in parametric fault diagnosis of analog circuits
    Grasso, F
    Luchetta, A
    Manetti, S
    Piccirilli, MC
    [J]. BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 271 - 274
  • [9] An approach to realistic fault prediction and layout design for testability in analog circuits
    Prieto, JA
    Rueda, A
    Grout, I
    Peralias, E
    Huertas, JL
    Richardson, AMD
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 905 - 909
  • [10] Analog Circuit Testability for Fault Diagnosis
    Cai, Jinyan
    Han, Chunhui
    Meng, Yafeng
    [J]. Tsinghua Science and Technology, 2007, 12 (SUPPL. 1) : 270 - 274