Application-Specific 3D Network-on-Chip Design Using Simulated Allocation

被引：0
|
作者：
Zhou, Pingqiang [1 ]
Yuh, Ping-Hung [2 ]
Sapatnekar, Sachin S. [1 ]
机构：
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
[2] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan
来源：
2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010) | 2010年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Three-dimensional (3D) silicon integration technologies have provided new opportunities for Network-on-Chip (NoC) architecture design in Systems-on-Chip (SoCs). In this paper, we consider the application-specific NoC architecture design problem in a 3D environment. We present an efficient floorplan-aware 3D NoC synthesis algorithm, based on simulated allocation, a stochastic method for traffic flow routing, and accurate power and delay models for NoC components. We demonstrate that this method finds greatly improved topologies for various design objectives such as NoC power (average savings of 34%), network latency (average reduction of 35%) and chip temperature (average reduction of 20%).
引用
收藏
页码：509 / +
页数：2
相关论文
共 50 条
  • [21] RONoC: A Reconfigurable Architecture for Application-Specific Optical Network-on-Chip
    Gu, Huaxi
    Chen, Zheng
    Yang, Yintang
    Ding, Hui
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (01): : 142 - 145
  • [22] Deterministic Synthesis of Hybrid Application-Specific Network-on-Chip Topologies
    Todorov, Vladimir
    Mueller-Gritschneder, Daniel
    Reinig, Helmut
    Schlichtmann, Ulf
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (10) : 1503 - 1516
  • [23] A Spectral Clustering Approach to Application-Specific Network-on-Chip Synthesis
    Todorov, Vladimir
    Mueller-Gritschneder, Daniel
    Reinig, Helmut
    Schlichtmann, Ulf
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1783 - 1788
  • [24] Automated techniques for synthesis of application-specific network-on-chip architectures
    Chatha, Karam S.
    Srinivasan, Krishnan
    Konjevod, Goran
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1425 - 1438
  • [25] An Application-Specific Network-on-Chip for Control Architectures in RF Transceivers
    Brandstaetter, Siegfried
    Huemer, Mario
    [J]. 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 68 - 75
  • [26] FILA: Fault-model for Interconnection Links in Application-Specific Network-on-Chip Design
    Bhanu, P. Veda
    Vudadha, Chetan
    Soumya, J.
    [J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [27] Power-efficient Partitioning and Cluster Generation Design for Application-Specific Network-on-Chip
    Ma, Jiayi
    Hao, Cong
    Zhang, Wencan
    Yoshimura, Takeshi
    [J]. 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 83 - 84
  • [28] POSEIDON: A Framework for Application-Specific Network-on-Chip Synthesis for Heterogeneous Chip Multiprocessors
    Kwon, Soohyun
    Pasricha, Sudeep
    Cho, Jeonghun
    [J]. 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 182 - 188
  • [29] Application-Specific Network-on-Chip Synthesis: Cluster Generation and Network Component Insertion
    Zhong, Wei
    Yu, Bei
    Chen, Song
    Yoshimura, Takeshi
    Dong, Sheqin
    Goto, Satoshi
    [J]. 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 144 - 149
  • [30] Routing Algorithm for Application-Specific Network-on-Chip with Irregular Core Sizes
    Anirudh, Grandhi Sai
    Soumya, J.
    [J]. 2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 56 - 60
12345