Radiation effects of floating-gate (FG) and charge-trapping (CT) Flash memory technologies

被引:5
|
作者
Bi, Jinshun [1 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
total ionizing dose; gamma ray; SONOS; floating gate; Flash;
D O I
10.1109/icicdt.2019.8790893
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The Co-60-gamma ray total ionizing dose (TID) radiation responses of 55 nm SONOS (Silicon-Oxide-Nitride-Oxide-Silicon) memory cells and 65 nm FG memory cells are investigated. The threshold voltage (Vth) and off-state leakage current (I-off) of memory cells are measured before and after radiation, respectively. The physical mechanisms of charge loss process are analyzed to explain experiment results.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] Using an ammonia treatment to improve the floating-gate spacing in split-gate flash memory
    Chu, WT
    Lin, HH
    Tu, YL
    Wang, YH
    Hsieh, CT
    Sung, HC
    Lin, YT
    Tsai, CS
    Wang, CS
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (09) : 616 - 618
  • [22] Understanding the potential and limitations of HfAlO as interpoly dielectric in floating-gate Flash memory
    Govoreanu, B.
    Degraeve, R.
    Zahid, M. B.
    Nyns, L.
    Cho, M.
    Kaczer, B.
    Jurczak, M.
    Kittl, J. A.
    Van Houdt, J.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1807 - 1811
  • [23] A study on the radiation hardness of flash cell with horn-shaped floating-gate
    Huang, TY
    Jong, FC
    Chao, TS
    Lin, HC
    Leu, LY
    Young, K
    Lin, CH
    Chiu, KY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (9A): : 5459 - 5463
  • [24] Efficient and Reliable Schottky Barrier Silicon Nanowire Charge-Trapping Flash Memory
    Lien, Chenhsin
    Shih, Chun-Hsing
    Chang, We
    Luo, Yan-Xiang
    Shia, Ruei-Kai
    Wu, Wen-Fa
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 765 - 767
  • [25] Organic-Transistor-Based Nano-Floating-Gate Memory Devices Having Multistack Charge-Trapping Layers
    Kim, Yong-Mu
    Kim, Soo-Jin
    Lee, Jang-Sik
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (05) : 503 - 505
  • [26] Charge-Trapping-Type Flash Memory Device With Stacked High-k Charge-Trapping Layer
    Tsai, Ping-Hung
    Chang-Liao, Kuei-Shu
    Liu, Te-Chiang
    Wang, Tien-Ko
    Tzeng, Pei-Jer
    Lin, Cha-Hsin
    Lee, L. S.
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) : 775 - 777
  • [27] Fabrication and Evaluation of Split-Gate Type Charge-Trapping Nonvolatile Memory with High-k Trapping and Blocking Layers for Embedded Flash
    Wang, Y. Z.
    Amo, A.
    Tsukuda, E.
    Sonoda, K.
    Ogura, R.
    Kimura, S.
    Saito, T.
    Yamaguchi, T.
    Mihara, T.
    Inoue, M.
    Ogata, T.
    TWENTIETH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY (IWJT 2021), 2021, : 8 - 11
  • [28] Scalable Virtual-Ground Multilevel-Cell Floating-Gate Flash Memory
    Yamauchi, Yoshimitsu
    Kamakura, Yoshinari
    Matsuoka, Toshimasa
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2518 - 2524
  • [29] Performance and reliability of HfAlOx-based interpoly dielectrics for floating-gate Flash memory
    Govoreanu, B.
    Wellekens, D.
    Haspeslagh, L.
    Brunco, D. P.
    De Vos, J.
    Aguado, D. Ruiz
    Blomme, P.
    van der Zanden, K.
    Van Houdt, J.
    SOLID-STATE ELECTRONICS, 2008, 52 (04) : 557 - 563
  • [30] Zn-Doped Zr Oxynitride as Charge-Trapping Layer for Flash Memory Applications
    Tao, Q. B.
    Lai, P. T.
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,