Adaptable area-efficient parallel architecture for grey and color image convolvers

被引:0
|
作者
Deepak, G. [1 ]
Mahesh, R. [1 ]
Sluzek, A. [1 ]
机构
[1] Nanyang Technol Univ, Sch Comp Engn, Nanyang Ave, Singapore 639798, Singapore
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Window based spatial domain two dimensional (2-D) image convolution is a widely used algorithm in many image processing applications including intrusion detection. Systolic array architectures have been widely used to implement 2-D convolvers so as to exploit the hardware parallelism on dedicated hardware platforms and thereby increase the throughput of the system. Higher levels of parallelism have not been tried for 2-D convolvers due to obvious increase in Area. We propose an adaptable area-efficient parallel architecture which can be used to increase the throughput. In this paper, we study the advantages of the novel area-time efficient look-up table (LUT) based method for constant coefficient multiplication proposed in our earlier work with increasing levels of parallelism. The area reduction with this architecture increases to about 36% from 1% when the level of parallelism is increased to 8 from 1 on 0.18 um technology. Further, we also evaluate the advantages of the proposed parallel architecture.
引用
收藏
页码:565 / +
页数:2
相关论文
共 50 条
  • [1] AN AREA-EFFICIENT COLOR DEMOSAICKING SCHEME FOR VLSI ARCHITECTURE
    Shiau, Yeu-Horng
    Chen, Pei-Yin
    Chang, Chia-Wen
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (04): : 1739 - 1752
  • [2] Adaptable, Fast, Area-Efficient Architecture for Logarithm Approximation with Arbitrary Accuracy on FPGA
    Bariamis, Dimitris
    Maroulis, Dimitris
    Iakovidis, Dimitris K.
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 58 (03): : 301 - 310
  • [3] Adaptable, Fast, Area-Efficient Architecture for Logarithm Approximation with Arbitrary Accuracy on FPGA
    Dimitris Bariamis
    Dimitris Maroulis
    Dimitris K. Iakovidis
    [J]. Journal of Signal Processing Systems, 2010, 58 : 301 - 310
  • [4] A Parallel and Area-Efficient Architecture for Deblocking Filter and Adaptive Loop Filter
    Du, Juan
    Yu, Lu
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 945 - 948
  • [5] Area-efficient analog VLSI architecture for state-parallel viterbi decoding
    John Hopkins Univ, Baltimore, United States
    [J]. Proc IEEE Int Symp Circuits Syst, (II-432 - II-435):
  • [6] An area-efficient analog VLSI architecture for state-parallel Viterbi decoding
    He, K
    Cauwenberghs, G
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 432 - 435
  • [7] Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing
    Cardells-Tormo, F
    Molinet, PL
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (02) : 105 - 109
  • [8] Area-efficient parallel adder with faithful approximation for image and signal processing applications
    Palanisamy, Gnanambikai
    Natarajan, Vijeyakumar Krishnasamy
    Sundaram, Kalaiselvi
    [J]. IET IMAGE PROCESSING, 2019, 13 (13) : 2587 - 2594
  • [9] Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing
    Cardells-Tormo, F
    Molinet, PL
    [J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 209 - 213
  • [10] Area-efficient parallel decoder architecture for high rate QC-LDPC codes
    Cui, Zhiqiang
    Wang, Zhongfeng
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5107 - +