Implementation complexity analysis of the turbo decoding algorithms on digital signal processor

被引:2
|
作者
Romanyuk, Olexander N. [1 ]
Ivanov, Yuriy Yu. [1 ]
Bisikalo, Oleg V. [1 ]
Stukach, Oleg V. [2 ]
Ignatovska, Ruslana V. [3 ]
Romaniuk, Ryszard S. [4 ]
Azeshova, Zhanar [5 ]
机构
[1] Vinnytsia Natl Tech Univ, Vinnytsia, Ukraine
[2] Natl Res Tomsk Polytech Univ, Tomsk, Russia
[3] Odessa State Univ Internal Affairs, Odessa, Ukraine
[4] Warsaw Univ Technol, Warsaw, Poland
[5] Kazakh Natl Res Tech Univ, Alma Ata, Kazakhstan
关键词
error-correcting coding; turbo code; iterative turbo decoding; MAP; SOVA; number of math elementary operations; digital signal processor;
D O I
10.1117/12.2501504
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
In this article, we work with turbo codes, which are widely used to reduce bit error rate in digital communication systems. we start with a brief discussion of the mathematical apparatus, which is connected with the turbo decoding algorithms. the key implementation issue for these algorithms is the overall high decoding complexity. therefore have been presented some estimations of the implementation complexity of the turbo decoding algorithms on digital signal processor.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] On the complexity of turbo decoding algorithms
    Wu, PHY
    [J]. IEEE VTC 53RD VEHICULAR TECHNOLOGY CONFERENCE, SPRING 2001, VOLS 1-4, PROCEEDINGS, 2001, : 1439 - 1443
  • [2] ANALYSIS AND IMPLEMENTATION OF DECODING ALGORITHMS FOR TURBO CODES IN DIGITAL MAGNETIC RECORDING CHANNELS
    Sandu, Catalin
    Rotaru, Codrut
    [J]. UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2016, 78 (02): : 159 - 166
  • [3] Turbo decoding on the TMS320C6416 digital signal processor
    Safak, I.
    Uner, M. K.
    [J]. 2006 IEEE 14TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS, VOLS 1 AND 2, 2006, : 726 - +
  • [4] Real-time turbo-decoding of product codes on a digital signal processor
    Goalic, A
    Pyndiah, R
    [J]. GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, : 624 - 628
  • [5] On the Logical Computational Complexity Analysis of Turbo Decoding Algorithms for the LTE Standards
    Y. Beeharry
    T. P. Fowdur
    K. M. S. Soyjaudah
    [J]. Wireless Personal Communications, 2021, 118 : 1591 - 1619
  • [6] On the Logical Computational Complexity Analysis of Turbo Decoding Algorithms for the LTE Standards
    Beeharry, Y.
    Fowdur, T. P.
    Soyjaudah, K. M. S.
    [J]. WIRELESS PERSONAL COMMUNICATIONS, 2021, 118 (02) : 1591 - 1619
  • [7] Hardware Implementation of the Digital Signal Processing Algorithms in Recurrent Signal Processor on FPGA
    Stepchenkov Y.A.
    Morozov N.V.
    Diachenko Y.G.
    Khilko D.V.
    Stepchenkov D.Y.
    Shikunov Y.I.
    [J]. Russian Microelectronics, 2023, 52 (07) : 641 - 647
  • [8] Complexity Analysis of an HEVC Decoder based on a Digital Signal Processor
    Pescador, F.
    Chavarrias, M.
    Garrido, M. J.
    Juarez, E.
    Sanz, C.
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2013, 59 (02) : 391 - 399
  • [9] Reduced complexity sliding window BCJR decoding algorithms for turbo codes
    Gwak, J
    Shin, SK
    Kim, HM
    [J]. CRYPTOGRAPHY AND CODING, 1999, 1746 : 179 - 184
  • [10] Turbo Decoding on Tailored OpenCL Processor
    Kultala, Heikki
    Esko, Otto
    Jaaskelainen, Pekka
    Guzma, Vladimir
    Takala, Jarmo
    Jiao Xianjun
    Zetterman, Tommi
    Berg, Heikki
    [J]. 2013 9TH INTERNATIONAL WIRELESS COMMUNICATIONS AND MOBILE COMPUTING CONFERENCE (IWCMC), 2013, : 1095 - 1100