Capacitor Multiplier with One Transconductor Cell

被引：0

作者：

Coste, Paul ^{[1
]}

Martari, Paul ^{[1
]}

Neag, Marius ^{[1
]}

Ionescu, Vlad ^{[2
]}

机构：

[1] Tech Univ Cluj Napoca, Basis Elect Dept, Cluj Napoca 400027, Romania

[2] Infineon Technol Romania, Bucharest, Romania

来源：

2019 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS 2019), 42ND EDITION | 2019年

关键词：

capacitor multiplier; current mode; transconductor; analog integrated circuits;

D O I：

10.1109/smicnd.2019.8923824

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new programmable capacitance multiplier implementation is presented in this paper. It is based on a fairly known architecture, but the proposed circuit employs only one linear transconductor (Gm cell). The mathematical analysis of the new capacitance multiplier is presented along with simulations performed on a circuit implemented in standard 0.18-mu m CMOS process. Two applications are also presented: a triangular waveform generator and a fully differential lossy integrator, both with emulated capacitances programmable over three octaves.

引用

页码：195 / 198

页数：4

共 50 条

[1] PROGRAMMABLE BICMOS TRANSCONDUCTOR FOR CAPACITOR-TRANSCONDUCTOR FILTERS
RAMIREZANGULO, J
SANCHEZSINENCIO, E
[J]. ELECTRONICS LETTERS, 1992, 28 (13) : 1185 - 1188
[2] High linearity BiCMOS multiplier/transconductor structures
Khachab, NI
Al-Saqer, AA
Varghese, JG
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 16 (01) : 47 - 61
[3] High Linearity BiCMOS Multiplier/Transconductor Structures
Nabil I. Khachab
Abdul-Aziz Al-Saqer
Joji G. Varghese
[J]. Analog Integrated Circuits and Signal Processing, 1998, 16 : 47 - 61
[4] A FLEXIBLE TRANSCONDUCTOR-CAPACITOR FILTER DEMONSTRATOR
PERRY, CL
[J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1075 - 1078
[5] SYNTHESIS OF TRANSCONDUCTOR MULTIPLIER CIRCUITS FOR GALLIUM-ARSENIDE TECHNOLOGY
HAIGH, DG
TOUMAZOU, C
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1992, 39 (02): : 81 - 92
[6] Design of an LDO with capacitor multiplier
Ying Jianhua
Huang Meng
Huang Yang
[J]. JOURNAL OF SEMICONDUCTORS, 2010, 31 (07)
[7] Design of an LDO with capacitor multiplier
应建华
黄萌
黄杨
[J]. Journal of Semiconductors, 2010, 31 (07) : 127 - 130
[8] Implementation of capacitor multiplier with cell-based variable transconductance amplifier
Alaybeyoglu, Ersin
[J]. IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (03) : 267 - 272
[9] AN INTEGRATED CONTINUOUS-TIME BIPOLAR TRANSCONDUCTOR CAPACITOR FILTER
PERRY, CL
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (03) : 732 - 735
[10] Compact CMOS linear transconductor and four-quadrant analogue multiplier
Panovic, M
Demosthenous, A
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 685 - 688

← 1 2 3 4 5 →