VLIW DSP - A scalable, high performance digital processing platform for printers and copiers

被引：0
|
作者：
Ghose, A [1 ]
Bearss, J [1 ]
Ganapathy, PK [1 ]
机构：
[1] Texas Instruments Inc, Bangalore, Karnataka, India
来源：
IS&T'S NIP16: INTERNATIONAL CONFERENCE ON DIGITAL PRINTING TECHNOLOGIES | 2000年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：109 / 109
页数：1
相关论文
共 50 条
  • [1] Scheduling of digital signal processing algorithms on StarCore VLIW DSP
    Sadiq, MS
    Khan, SA
    [J]. PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2001, : 196 - 199
  • [2] Preprocessing scheme of intelligent assembly for a high performance VLIW DSP
    Hu, Yonghua
    Chen, Shuming
    Huang, Jie
    [J]. SECOND INTERNATIONAL CONFERENCE ON CLOUD AND GREEN COMPUTING / SECOND INTERNATIONAL CONFERENCE ON SOCIAL COMPUTING AND ITS APPLICATIONS (CGC/SCA 2012), 2012, : 187 - 190
  • [3] A high performance reconfigurable hardware platform for digital pulse processing
    Cardoso, JM
    Simoes, JB
    Correia, CMBA
    Combo, A
    Pereira, R
    Sousa, J
    Cruz, N
    Carvalho, P
    Varandas, CAF
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (03) : 921 - 925
  • [4] High performance code generation for VLIW digital signal processors
    Hwang, YT
    Chuang, YC
    [J]. 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 683 - 692
  • [5] A Cluster-Scalable VLIW Cryptography Processor with High Performance and Energy Efficiency
    Huang, Wei
    Guo, Zhonghe
    Song, Xiaohua
    Sun, Fei
    [J]. 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 414 - 417
  • [6] HiPAR-DSP - A scalable family of high performance DSP-cores
    Wittenburg, JP
    Hinrichs, W
    Lieske, H
    Kloos, H
    Friebe, L
    Pirsch, P
    [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 92 - 96
  • [7] High-performance DSP platform for digital hearing aid SoC with flexible noise estimation
    Kim, Sang-Won
    Kim, Min-Joon
    Kim, Jae-Seok
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (05) : 717 - 722
  • [8] A scalable high-performance DMA architecture for DSP applications
    Comisky, D
    Agarwala, S
    Fuoco, C
    [J]. 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 414 - 419
  • [9] ODiN: A 32-bit high performance VLIW DSP for software defined radio applications
    Lee, SE
    Jeong, YM
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11) : 1780 - 1786
  • [10] Design and Implementation of a High-Performance and Complexity-Effective VLIW DSP for Multimedia Applications
    Tay-Jyi Lin
    Shin-Kai Chen
    Yu-Ting Kuo
    Chih-Wei Liu
    Pi-Chen Hsiao
    [J]. Journal of Signal Processing Systems, 2008, 51 : 209 - 223
12345