Comparison of two leading algorithms for PLA test pattern generation

被引:0
|
作者
Reilova, R
Valentin, R
Cruz, A
机构
来源
PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III | 1996年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The problem of fault test generation for programmable logic arrays (PLAs) is considered. The physical device faults are viewed in terms of their effect on the logical changes of the product terms constituting the PLA. Of the four possible logical faults: growth, shrinkage, appearance and disappearance; growth fault detection and test generation are investigated. The Bose and PLAtano algorithms for generating tile single-fault growth test vectors are evaluated for efficiency, generality of solution, and case of implementation.
引用
收藏
页码:299 / 302
页数:4
相关论文
共 50 条
  • [1] PLATYPUS - A PLA TEST PATTERN GENERATION TOOL
    WEI, RS
    SANGIOVANNIVINCENTELLI, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (04) : 633 - 644
  • [2] ALGORITHMS FOR AUTOMATIC TEST PATTERN GENERATION
    KIRKLAND, T
    MERCER, MR
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (03): : 43 - 55
  • [3] PLATYPUS: A PLA TEST PATTERN GENERATION TOOL.
    Wei, Ruey-Sing
    Sangiovanni-Vincentelli, Alberto
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986, CAD-5 (04) : 633 - 644
  • [4] Robust search algorithms for test pattern generation
    Silva, JPM
    Sakallah, KA
    TWENTY-SEVENTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST OF PAPERS, 1997, : 152 - 161
  • [5] Efficient Satisfiability Solving Algorithms for Test Pattern Generation
    Drechsler, Rolf
    Eggersgluess, Stephan
    Fey, Goerschwin
    Schloeffel, Juergen
    Tille, Daniel
    IT-INFORMATION TECHNOLOGY, 2009, 51 (02): : 102 - 111
  • [6] Evolutionary algorithms for state justification in sequential automatic test pattern generation
    El-Maleh, AH
    Sait, SM
    Shazli, SZ
    ENGINEERING INTELLIGENT SYSTEMS FOR ELECTRICAL ENGINEERING AND COMMUNICATIONS, 2005, 13 (01): : 15 - 21
  • [7] Analysis of Optimization Algorithms in Automated Test Pattern Generation for Sequential Circuits
    Alateeq, Majed M.
    Pedrycz, Witold
    2017 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2017, : 1834 - 1839
  • [8] Automatic test pattern generation for sequential circuits using genetic algorithms
    Rajesh, V
    Jain, A
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 270 - 273
  • [9] Optimization of the wind generation: Comparison between two algorithms
    Tapia, G
    Otaegui, AT
    Product Engineering: Eco-Design, Technologies and Green Energy, 2004, : 445 - 472
  • [10] BIST test pattern generators for two-pattern testing - Theory and design algorithms
    Chen, CA
    Gupta, SK
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (03) : 257 - 269