Power Management for Mobile Games on Asymmetric Multi-Cores

被引:0
|
作者
Pathania, Anuj [1 ]
Pagani, Santiago [1 ]
Shafique, Muhammad [1 ]
Henkel, Joerg [1 ]
机构
[1] Karlsruhe Inst Technol, Chair Embedded Syst, Karlsruhe, Germany
关键词
Power Management; Mobile Games; Asymmetric or Heterogeneous Multi-Cores; PERFORMANCE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Gaming on mobile platforms is highly power hungry and rapidly drains the limited-capacity battery. In multi-threaded gaming, each thread has different processing requirements and even a single slow thread may lead to Quality of Service (QoS) violations. Further, modern mobile platforms are equipped with asymmetric multi-core processors, so that different cores exhibit diverse power and performance properties. These asymmetric cores along with different Dynamic Power Management (DPM) techniques enable a high degree of power efficiency in mobile gaming. The default Linux power manager (i.e. "Governor") of asymmetric multi-cores performs power-wise inefficient for mobile games as it over allocates resources for processing threads by being oblivious to the QoS. The state-of-the-art Governor for mobile gaming does not account for multi-threaded gaming workloads, which are mainstream in mobile gaming. In this work, we present a power-performance characterization of multi-threaded mobile games by executing them on a real-world mobile platform with an asymmetric multi-core. This analysis is leveraged to propose a QoS-aware Governor running a lightweight online heuristic that holistically accounts for thread-to-core mapping and DPM. This solution, when integrated into the platform's Operating System (OS), provides 12% improved power efficiency on average.
引用
收藏
页码:243 / 248
页数:6
相关论文
共 50 条
  • [41] Energy Efficient Real-Time Scheduling Using DPM on Mobile Sensors with a Uniform Multi-Cores
    Kim, Youngmin
    Lee, Ki-Seong
    Lee, Chan-Gun
    [J]. SENSORS, 2017, 17 (12)
  • [42] A Multi-Rate Precision Timed Programming Language for Multi-Cores
    Girault, Alain
    Hili, Nicolas
    Jenn, Eric
    Yip, Eugene
    [J]. PROCEEDINGS OF THE 2019 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2019,
  • [43] Beyond the Roofline: Cache-Aware Power and Energy-Efficiency Modeling for Multi-Cores
    Ilic, Aleksandar
    Pratas, Frederico
    Sousa, Leonel
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (01) : 52 - 58
  • [44] Mapping Parallelism to Multi-cores: A Machine Learning Based Approach
    Wang, Zheng
    O'Boyle, Michael F. P.
    [J]. ACM SIGPLAN NOTICES, 2009, 44 (04) : 75 - 84
  • [45] SchedMon: A Performance and Energy Monitoring Tool for Modern Multi-cores
    Tanica, Luis
    Ilic, Aleksandar
    Tomas, Pedro
    Sousa, Leonel
    [J]. EURO-PAR 2014: PARALLEL PROCESSING WORKSHOPS, PT II, 2014, 8806 : 230 - 241
  • [46] Efficiently Migrating Real-Time Systems to Multi-Cores
    Nemati, Farhang
    Behnam, Moris
    Nolte, Thomas
    [J]. 2009 IEEE CONFERENCE ON EMERGING TECHNOLOGIES & FACTORY AUTOMATION (EFTA 2009), 2009,
  • [47] Evaluating Private vs. Shared Last-Level Caches for Energy Efficiency in Asymmetric Multi-Cores
    Gutierrez, Anthony
    Dreslinski, Ronald G.
    Mudge, Trevor
    [J]. 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), 2014, : 191 - 198
  • [48] FFT-Based Dense Polynomial Arithmetic on Multi-cores
    Maza, Marc Moreno
    Xie, Yuzhen
    [J]. HIGH PERFORMANCE COMPUTING SYSTEMS AND APPLICATIONS, 2010, 5976 : 378 - +
  • [49] Improved Resource Efficient Allocation of IMA Applications to Multi-Cores
    M'Sirdi, Soukayna
    Godard, Wenceslas
    Pantel, Marc
    Stilkerich, Stephan
    [J]. 2016 IEEE/AIAA 35TH DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2016,
  • [50] Redundant Execution on Heterogeneous Multi-cores Utilizing Transactional Memory
    Amslinger, Rico
    Weis, Sebastian
    Piatka, Christian
    Haas, Florian
    Ungerer, Theo
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS, 2018, 10793 : 155 - 167