Exploring module selection space for architectural synthesis of low power designs

被引:0
|
作者
Shen, ZX
Jong, CC
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Architectural synthesis for low power design is a complex optimization problem due to the interdependence of power, delay and area. In order to obtain the optimal low power architecture where both the delay and area are efficient, full design space of module selection must be explored. In this paper we formulate the module selection as a multi-objective optimization problem and propose a branch and bound approach to explore the large design space of module selection. Experiments show that this approach can produce far better results than traditional architectural synthesizers where power, delay and area are all globally optimized simultaneously.
引用
收藏
页码:1532 / 1535
页数:4
相关论文
共 50 条
  • [1] How to transform an architectural synthesis tool for Low Power VLSI designs
    Gailhard, S
    Julien, N
    Diguet, JP
    Martin, E
    [J]. PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 426 - 431
  • [2] MODULE GENERATION IN AN ARCHITECTURAL SYNTHESIS ENVIRONMENT
    THEEUWEN, JFM
    ARTS, HMAM
    VANEIJNDHOVEN, JTJ
    SLEUTERS, HJH
    WIJDEVEN, JHP
    [J]. IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 22 : 359 - 371
  • [3] SYNTHESIS TECHNIQUES FOR LOW-POWER DIGITAL DESIGNS
    POTKONJAK, M
    ASHAR, P
    DEY, S
    MISAWA, T
    ROY, RK
    [J]. NEC RESEARCH & DEVELOPMENT, 1995, 36 (01): : 83 - 102
  • [4] Low-power architectural synthesis and the impact of exploiting locality
    Mehra, R
    Guerra, LM
    Rabaey, JM
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 13 (2-3): : 239 - 258
  • [5] PRIORITY FUNCTION BASED POWER EFFICIENT RAPID DESIGN SPACE EXPLORATION OF SCHEDULING AND MODULE SELECTION IN HIGH LEVEL SYNTHESIS
    Sengupta, Anirban
    Sedaghat, Reza
    Sarkar, Pallabi
    Sehgal, Summit
    [J]. 2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 538 - 543
  • [6] Multichip power module targets "Green" designs
    Fletcher, P
    [J]. ELECTRONIC DESIGN, 1998, 46 (14) : 41 - +
  • [7] Analysis and Synthesis in Architectural Designs: A Study in Symmetry
    Jin-Ho Park
    [J]. Nexus Network Journal, 2001, 3 (1) : 85 - 98
  • [8] A SELECTION OF STATE AND LOCAL AWARD WINNERS + ILLUSTRATED ARCHITECTURAL DESIGNS
    NESMITH, L
    [J]. ARCHITECTURE-THE AIA JOURNAL, 1984, 73 (05): : 114 - &
  • [9] Ant Colony Optimization based Module Footprint Selection and Placement for Lowering Power in Large FPGA Designs
    Herath, Kalindu
    Prakash, Alok
    Jiang Guiyuan
    Srikanthan, Thambipillai
    [J]. 2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [10] JavaScript module system: Exploring the design space
    Cho, Junhee
    Ryu, Sukyoung
    [J]. MODULARITY 2014 - Proceedings of the 13th International Conference on Modularity (Formerly AOSD), 2014, : 229 - 240