Reliability and characteristics of wafer-level chip-scale packages under current stress

被引:2
|
作者
Chen, Po-Ying [1 ]
Kung, Heng-Yu [2 ,3 ]
Lai, Yi-Shao [3 ]
Tsai, Ming Hsiung [2 ]
Yeh, Wen-Kuan [2 ]
机构
[1] I Shou Univ, Dept Informat Engn, Dashu Township 840, Kaohsiung Cty, Taiwan
[2] Natl Kaohsiung Univ, Dept Elect Engn, Kaohsiung 811, Taiwan
[3] Adv Semicond Engn Inc, Stress Reliabil Lab, Kaohsiung 811, Taiwan
关键词
wafer level chip scale package; mean time to failure (MTTF); current stressing; smart mount technology (SMT); reliability; electromigration; thermomigration;
D O I
10.1143/JJAP.47.819
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this work, we present a novel approach and method for elucidating the characteristics of wafer-level chip-scale packages (WLCSPs) for electromigration (EM) tests. The die in WLCSP was directly attached to the substrate via a soldered interconnect. The shrinking of the area of the die that is available for power, and the solder bump also shrinks the volume and increases the density of electrons for interconnect efficiency. The bump current density now approaches to 10(6)A/cm(2), at which point the EM becomes a significant reliability issue. As known, the EM failure depends on numerous factors, including the working temperature and the under bump metallization (UBM) thickness. A new interconnection geometry is adopted extensively with moderate success in overcoming larger mismatches between the displacements of components during current and temperature changes. Both environments and testing parameters for WLCSP are increasingly demanded. Although failure mechanisms are considered to have been eliminated or at least made manageable, new package technologies are again challenging its process, integrity and reliability. WLCSP technology was developed to eliminate the need for encapsulation to ensure compatibility with smart-mount technology (SMT). The package has good handing properties but is now facing serious reliability problems. In this work, we investigated the reliability of a WLCSP subjected to different accelerated current stressing conditions at a fixed ambient temperature of 125 degrees C. A very strong correlation exists between the mean time to failure (MTTF) of the WLCSP test vehicle and the mean current density that is carried by a solder joint. A series of current densities were applied to the WLCSP architecture; Black's power law was employed in a failure mode simulation. Additionally, scanning electron microscopy (SEM) was adopted to determine the differences existing between high- and low-current-density failure modes.
引用
收藏
页码:819 / 823
页数:5
相关论文
共 50 条
  • [21] Wafer-level Optical Packaging for Chip-scale Atomic Magnetometers
    Gan, Qi
    Wu, Lei
    Ji, Yu
    Shang, Jintang
    [J]. 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [22] Reliability Modeling of Lead-Free Solder Joints in Wafer-Level Chip Scale Packages
    Zhao, Jie-Hua
    Gupta, Vikas
    Lohia, Alok
    Edwards, Darvin
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2010, 132 (01) : 0110051 - 0110056
  • [23] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks
    Guo, Ping
    Meng, Hongling
    Dan, Lin
    Zhao, Jianye
    [J]. IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
  • [24] Assembly-level reliability characterization of chip-scale packages
    Lall, P
    Banerji, K
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 482 - 494
  • [25] Prediction of board-level reliability of chip-scale packages under consecutive drops
    Yeh, CL
    Lai, YS
    Kao, CL
    [J]. PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 73 - 80
  • [26] Drop test reliability of wafer level chip scale packages
    Alajoki, M
    Nguyen, L
    Kivilahti, J
    [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 637 - 644
  • [27] Wafer-level chip-scale packaging for low-end RF products
    Bartek, M
    Zilber, B
    Teomin, D
    Polyakov, A
    Sinaga, S
    Mendes, PM
    Burghartz, JN
    [J]. 2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, : 41 - 44
  • [28] Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package
    Wang, Kai-Li
    Lin, Bing-Yang
    Wu, Cheng-Wen
    Lee, Mincent
    Chen, Hao
    Lin, Hung-Chih
    Peng, Ching-Nen
    Wang, Min-Jer
    [J]. IEEE DESIGN & TEST, 2017, 34 (03) : 50 - 58
  • [29] Wafer-level film selection for stacked-die chip scale packages
    Shi, Daniel
    Fan, Xuejun
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1731 - +
  • [30] Optimization of Solder Height and Shape to Improve the Thermo-mechanical Reliability of Wafer-Level Chip Scale Packages
    Yang, Su-Chun
    Wu, Chung-Jung
    Shih, Da-Yuan
    Tung, Chih-Hang
    Wei, Cheng-Chang
    Hsiao, Yi-Li
    Huang, Ying-Jui
    Yu, Douglas Chen-Hua
    [J]. 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1210 - 1218