共 50 条
- [21] Wafer-level Optical Packaging for Chip-scale Atomic Magnetometers [J]. 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
- [22] Reliability Modeling of Lead-Free Solder Joints in Wafer-Level Chip Scale Packages [J]. JOURNAL OF ELECTRONIC PACKAGING, 2010, 132 (01) : 0110051 - 0110056
- [23] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks [J]. IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
- [24] Assembly-level reliability characterization of chip-scale packages [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 482 - 494
- [25] Prediction of board-level reliability of chip-scale packages under consecutive drops [J]. PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 73 - 80
- [26] Drop test reliability of wafer level chip scale packages [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 637 - 644
- [27] Wafer-level chip-scale packaging for low-end RF products [J]. 2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, : 41 - 44
- [29] Wafer-level film selection for stacked-die chip scale packages [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1731 - +
- [30] Optimization of Solder Height and Shape to Improve the Thermo-mechanical Reliability of Wafer-Level Chip Scale Packages [J]. 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1210 - 1218