A Local Computing Cell and 6T SRAM-Based Computing-in-Memory Macro With 8-b MAC Operation for Edge AI Chips

被引：73

作者：

Si, Xin ^{[1
]}

Tu, Yung-Ning ^{[2
]}

Huang, Wei-Hsing ^{[2
]}

Su, Jian-Wei ^{[2
]}

Lu, Pei-Jung ^{[2
]}

Wang, Jing-Hong ^{[2
]}

Liu, Ta-Wei ^{[2
]}

Wu, Ssu-Yen ^{[2
]}

Liu, Ruhui ^{[2
]}

Chou, Yen-Chi ^{[2
]}

Chung, Yen-Lin ^{[2
]}

Shih, William ^{[2
]}

Lo, Chung-Chuan ^{[2
]}

Liu, Ren-Shuo ^{[2
]}

Hsieh, Chih-Cheng ^{[2
]}

Tang, Kea-Tiong ^{[2
]}

Lien, Nan-Chun ^{[3
]}

Shih, Wei-Chiang ^{[3
]}

He, Yajuan ^{[4
]}

Li, Qiang ^{[4
]}

Chang, Meng-Fan ^{[2
]}

机构：

[1] Southeast Univ, Natl ASIC Syst Engn Res Ctr, Sch Elect Sci & Engn, Nanjing 210096, Peoples R China

[2] Natl Tsing Hua Univ NTHU, Dept Elect Engn, Hsinchu 30013, Taiwan

[3] M31 Technol, Hsinchu 30013, Taiwan

[4] Univ Elect Sci & Technol China UESTC, Inst Integrated Circuits & Syst, Chengdu 610054, Peoples R China

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2021年 / 56卷 / 09期

关键词：

SRAM cells; Common Information Model (computing); Computer architecture; Transistors; Software; Neural networks; Microprocessors; Artificial intelligence (AI); computing-in-memory; local computing cell (LCC); random access memory; weight-bitwise MAC (WbwMAC) operation; UNIT-MACRO; COMPUTATION;

D O I：

10.1109/JSSC.2021.3073254

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This article presents a computing-in-memory (CIM) structure aimed at improving the energy efficiency of edge devices running multi-bit multiply-and-accumulate (MAC) operations. The proposed scheme includes a 6T SRAM-based CIM (SRAM-CIM) macro capable of: 1) weight-bitwise MAC (WbwMAC) operations to expand the sensing margin and improve the readout accuracy for high-precision MAC operations; 2) a compact 6T local computing cell to perform multiplication with suppressed sensitivity to process variation; 3) an algorithm-adaptive low MAC-aware readout scheme to improve energy efficiency; 4) a bitline header selection scheme to enlarge signal margin; and 5) a small-offset margin-enhanced sense amplifier for robust read operations against process variation. A fabricated 28-nm 64-kb SRAM-CIM macro achieved access times of 4.1-8.4 ns with energy efficiency of 11.5-68.4 TOPS/W, while performing MAC operations with 4- or 8-b input and weight precision.

引用

页码：2817 / 2831

页数：15

共 50 条

[1] 15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips
Si, Xin
Tu, Yung-Ning
Huang, Wei-Hsing
Su, Jian-Wei
Lu, Pei-Jung
Wang, Jing-Hong
Liu, Ta-Wei
Wu, Ssu-Yen
Liu, Ruhui
Chou, Yen-Chi
Zhang, Zhixiao
Sie, Syuan-Hao
Wei, Wei-Chen
Lo, Yun-Chen
Wen, Tai-Hsing
Hsu, Tzu-Hsiang
Chen, Yen-Kai
Shih, William
Lo, Chung-Chuan
Liu, Ren-Shuo
Hsieh, Chih-Cheng
Tang, Kea-Tiong
Lien, Nan-Chun
Shih, Wei-Chiang
He, Yajuan
Li, Qiang
Chang, Meng-Fan
2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 246 - +
[2] An 8b-Precision 6T SRAM Computing-in-Memory Macro Using Time-Domain Incremental Accumulation for AI Edge Chips
Wu, Ping-Chun
Su, Jian-Wei
Chung, Yen-Lin
Hong, Li-Yang
Ren, Jin-Sheng
Chang, Fu-Chun
Wu, Yuan
Chen, Ho-Yu
Lin, Chen-Hsun
Hsiao, Hsu-Ming
Li, Sih-Han
Sheu, Shyh-Shyuan
Chang, Shih-Chieh
Lo, Wei-Chung
Wu, Chih-, I
Lo, Chung-Chuan
Liu, Ren-Shuo
Hsieh, Chih-Cheng
Tang, Kea-Tiong
Chang, Meng-Fan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (07) : 2297 - 2309
[3] Two-Way Transpose Multibit 6T SRAM Computing-in-Memory Macro for Inference-Training AI Edge Chips
Su, Jian-Wei
Si, Xin
Chou, Yen-Chi
Chang, Ting-Wei
Huang, Wei-Hsing
Tu, Yung-Ning
Liu, Ruhui
Lu, Pei-Jung
Liu, Ta-Wei
Wang, Jing-Hong
Chung, Yen-Lin
Ren, Jin-Sheng
Chang, Fu-Chun
Wu, Yuan
Jiang, Hongwu
Huang, Shanshi
Li, Sih-Han
Sheu, Shyh-Shyuan
Wu, Chih-, I
Lo, Chung-Chuan
Liu, Ren-Shuo
Hsieh, Chih-Cheng
Tang, Kea-Tiong
Yu, Shimeng
Chang, Meng-Fan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (02) : 609 - 624
[4] Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices
Jhang, Chuan-Jia
Xue, Cheng-Xin
Hung, Je-Min
Chang, Fu-Chun
Chang, Meng-Fan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (05) : 1773 - 1786
[5] A 8-h-Precision 6T SRAM Computing-in-Memory Macro Using Segmented-Bitline Charge-Sharing Scheme for AI Edge Chips
Su, Jian-Wei
Chou, Yen-Chi
Liu, Ruhui
Liu, Ta-Wei
Lu, Pei-Jung
Wu, Ping-Chun
Chung, Yen-Lin
Hong, Li-Yang
Ren, Jin-Sheng
Pan, Tianlong
Jhang, Chuan-Jia
Huang, Wei-Hsing
Chien, Chih-Han
Mei, Peng-, I
Li, Sih-Han
Sheu, Shyh-Shyuan
Chang, Shih-Chieh
Lo, Wei-Chung
Wu, Chih-, I
Si, Xin
Lo, Chung-Chuan
Liu, Ren-Shuo
Hsieh, Chih-Cheng
Tang, Kea-Tiong
Chang, Meng-Fan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (03) : 877 - 892
[6] Split WL 6T SRAM-Based Bit Serial Computing-in-Memory Macro With High Signal Margin and High Throughput
Lee, Young Kyu
Ko, Dong Han
Cho, Seokhee
Yeo, Minjune
Kang, Mingu
Jung, Seong-Ook
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (04) : 1869 - 1873
[7] A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors
Si, Xin
Khwa, Win-San
Chen, Jia-Jing
Li, Jia-Fang
Sun, Xiaoyu
Liu, Rui
Yu, Shimeng
Yamauchi, Hiroyuki
Li, Qiang
Chang, Meng-Fan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (11) : 4172 - 4185
[8] A 128 Kb DAC-less 6T SRAM computing-in-memory macro with prioritized subranging ADC for AI edge applications
Xiao, Kanglin
Cui, Xiaoxin
Qiao, Xin
Wang, Xin 'an
Wang, Yuan
MICROELECTRONICS JOURNAL, 2022, 126
[9] Design Framework for SRAM-Based Computing-In-Memory Edge CNN Accelerators
Wang, Yimin
Zou, Zhuo
Zheng, Lirong
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[10] A 55nm 1-to-8 bit Configurable 6T SRAM based Computing-in-Memory Unit-Macro for CNN-based AI Edge Processors
Zhang, Zhixiao
Chen, Jia-Jing
Si, Xin
Tu, Yung-Ning
Su, Jian-Wei
Huang, Wei-Hsing
Wang, Jing-Hong
Wei, Wei-Chen
Chiu, Yen-Cheng
Hong, Je-Min
Sheu, Shyh-Shyuan
Li, Sih-Han
Liu, Ren-Shuo
Hsieh, Chih-Cheng
Tang, Kea-Tiong
Chang, Meng-Fan
2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 217 - 218

← 1 2 3 4 5 →