Management of power and performance with stress memorization technique for 45nm CMOS

被引：13

作者：

Eiho, A. ^{[1
]}

Sanuki, T. ^{[1
]}

Morifuji, E. ^{[1
]}

Iwamoto, T. ^{[2
]}

Sudo, G. ^{[1
]}

Fukasaku, K. ^{[3
]}

Ota, K. ^{[3
]}

Sawada, T. ^{[1
]}

Fuji, O. ^{[1
]}

Nii, H. ^{[1
]}

Togo, M. ^{[2
]}

Ohno, K. ^{[3
]}

Yoshida, K. ^{[1
]}

Tsuda, H. ^{[2
]}

Ito, T. ^{[1
]}

Shiozaki, Y. ^{[1
]}

Fuji, N. ^{[1
]}

Yamazaki, H. ^{[1
]}

Nakazawa, M. ^{[3
]}

Iwasa, S. ^{[1
]}

Muramatsu, S. ^{[2
]}

Nagaoka, K. ^{[3
]}

Iwai, M. ^{[1
]}

Ikeda, M. ^{[2
]}

Saito, M. ^{[3
]}

Naruse, H. ^{[1
]}

Enomoto, Y. ^{[3
]}

Kitano ^{[2
]}

Yamada, S. ^{[1
]}

Imai, K. ^{[2
]}

Nagashima, N. ^{[3
]}

Kuwata, T. ^{[2
]}

Matsuoka, F. ^{[1
]}

机构：

[1] Toshiba Co Ltd, Adv CMOS Technol Grp, Adv Log Technol Dept, Syst LSI Div,Isogo Ku, 8 Shinsugita Cho, Yokohama, Kanagawa 2102582, Japan

[2] NEC Elect Corp, Isogo Ku, Yokohama, Kanagawa 2102582, Japan

[3] Sony Corp, Isogo Ku, Yokohama, Kanagawa 2102582, Japan

来源：

2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2007年

关键词：

D O I：

10.1109/VLSIT.2007.4339699

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The effect of stress memorization technique (SMT) in performance and power reduction is maximized by choosing the appropriate stressor with large stress change by spike RTA. 30% mobility enhancement and 60% reduction of gate leakage have been achieved simultaneously. Stress distribution in channel region for SMT is confirmed to be uniform, hence layout dependency is minimized and performance is maximized in aggressively scaled CMOS with dense gate pitch rule(190nm) in 45nm technology node.

引用

页码：218 / +

页数：2

共 50 条

[21] Radiation Tolerant MESFET-CMOS Low Dropout Linear Regulator for Integrated Power Management at the 45nm Node
Thornton, Trevor J.
Lepkowski, William
Wilk, Seth J.
Goryll, Michael
Chen, Bo
Kam, Jason
Bakkaloglu, Bertan
Holbert, Keith
2013 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2013,
[22] Hardware Implementation of HEVC Inverse Transform in 45nm CMOS
Calusdian, Richard
Stillmaker, Aaron
2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
[23] A 29.5 dBm Class-E Outphasing RF Power Amplifier with Performance Enhancement Circuits in 45nm CMOS
Banerjee, Aritra
Hezar, Rahmi
Ding, Lei
Schemm, Nathan
Haroun, Baher
PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 467 - 470
[24] An Integrated Reconfigurable Tuner in 45nm CMOS SOI Technology
Jou, Alice Yi-Szu
Liu, Chen
Mohammadi, Saeed
2015 IEEE 15TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2015, : 67 - 69
[25] High Voltage Protection for USB Transceivers in 45nm CMOS
Chand, Jagdish
Mehta, Ravi
Seth, Sumantra
Chakravarty, Sujoy
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2027 - 2030
[26] High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique
Oishi, A
Fujii, O
Yokoyama, T
Ota, K
Sanuki, T
Inokuma, H
Eda, K
Idaka, T
Miyajima, H
Iwasa, S
Yamasaki, H
Oouchi, K
Matsuo, K
Nagano, H
Komoda, T
Okayama, Y
Matsumoto, T
Fukasaku, K
Shimizu, T
Miyano, K
Suzuki, T
Yahashi, K
Horiuchi, A
Takegawa, Y
Saki, K
Mori, S
Ohno, K
Mizushima, I
Saito, M
Iwai, M
Yamada, S
Nagashima, N
Matsuoka, F
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 239 - 242
[27] High Efficiency Multi-Mode Outphasing RF Power Amplifier in 45nm CMOS
Banerjee, Aritra
Ding, Lei
Hezar, Rahmi
ESSCIRC CONFERENCE 2015 - 41ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC), 2015, : 168 - 171
[28] A Low power High speed Envelope detector for Serial data systems in 45nm CMOS
Seth, Sumantra
Thinakaran, Rajavelu
Chakravarty, Sujoy
Sinha, Vikas
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 49 - 52
[29] Design of a Low Power High Speed ALU in 45nm Using GDI Technique and Its Performance Comparison
Kumar, Manish
Hussain, Md Anwar
Singh, L. L. K.
COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 458 - 463
[30] An Ultra-low Power Thermo-Electric Harvester in 45nm CMOS Process
Salvador, Anela L.
Sangalang, Ralph Gerard B.
2021 IEEE REGION 10 SYMPOSIUM (TENSYMP), 2021,

← 1 2 3 4 5 →