The 128-bit blockcipher CLEFIA (extended abstract)

被引:0
|
作者
Shirai, Taizo [1 ]
Shibutani, Kyoji [1 ]
Akishita, Toru [1 ]
Moriai, Shiho [1 ]
Iwata, Tetsu [2 ]
机构
[1] Sony Corp, Minato Ku, 1-7-1 Konan, Tokyo, Japan
[2] Nagoya University, Furo cho, Chikusa ku, Nagoya, Aichi, Japan
来源
FAST SOFTWARE ENCRYPTION | 2007年 / 4593卷
关键词
blockcipher; generalized feistel structure; DSM; CLEFIA;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
We propose a new 128-bit blockcipher CLEFIA supporting key lengths of 128, 192 and 256 bits, which is compatible with AES. CLEFIA achieves enough immunity against known attacks and flexibility for efficient implementation in both hardware and software by adopting several novel and state-of-the-art design techniques. CLEFIA achieves a good performance profile both in hardware and software. In hardware using a 0.09 mu m CMOS ASIC library, about 1.60 Gbps with less than 6 Kgates, and in software, about 13 cycles/byte, 1.48 Gbps on 2.4 GHz AMD Athlon 64 is achieved. CLEFIA is a highly efficient blockcipher, especially in hardware.
引用
收藏
页码:181 / +
页数:4
相关论文
共 50 条
  • [31] Differential Fault Analysis on CLEFIA with 128, 192, and 256-Bit Keys
    Takahashi, Junko
    Fukunaga, Toshinori
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (01) : 136 - 143
  • [32] Hardware design and performance estimation of the 128-bit block cipher CRYPTON
    Hong, E
    Chung, JH
    Lim, CH
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS, 1999, 1717 : 49 - 60
  • [33] LEA: A 128-Bit Block Cipher for Fast Encryption on Common Processors
    Hong, Deukjo
    Lee, Jung-Keun
    Kim, Dong-Chan
    Kwon, Daesung
    Ryu, Kwon Ho
    Lee, Dong-Geon
    INFORMATION SECURITY APPLICATIONS, WISA 2013, 2014, 8267 : 3 - 27
  • [34] VLSI architecture of burst mode acceleration for 128-bit block ciphers
    Mitsuyama, Y
    Andales, Z
    Onoye, T
    Shirakawa, I
    Arungsrisangchai, I
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 344 - 347
  • [35] Pseudorandom Byte Generator Based on Shrinking 128-bit Chaotic Function
    Stoyanov, Borislav
    Ivanova, Tsvetelina
    APPLICATIONS OF MATHEMATICS IN ENGINEERING AND ECONOMICS (AMEE20), 2021, 2333
  • [36] Accelerating 128-bit Floating-Point Matrix Multiplication on FPGAs
    Kono, Fumiya
    Nakasato, Naohito
    Nakata, Maho
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 204 - 204
  • [37] Design of a High Throughput 128-bit AES (Rijndael Block Cipher)
    Rahman, Tanzilur
    Pan, Shengyi
    Zhang, Qi
    INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1217 - 1221
  • [38] Design of 128-bit Complex Number Multipliers for Co-Processor
    Panda, Subodh Kumar
    Rekha, P.
    Bindu, S.
    BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2020, 13 (13): : 34 - 44
  • [39] Unified hardware architecture for 128-bit block ciphers AES and Camellia
    Satoh, A
    Morioka, S
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS CHES 2003, PROCEEDINGS, 2003, 2779 : 304 - 318