Partially Adaptive Look-Ahead Routing for Low Latency Network-on-Chip

被引:0
|
作者
Najib, Nadera [1 ]
Monemi, Alireza [1 ]
Marsono, Muhammad Nadzir [1 ]
机构
[1] Univ Teknol Malaysia, Fac Elect Engn, Johor Baharu 81310, Malaysia
关键词
Partially adaptive routing; Low latency NoC router;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Adaptive routing algorithms offer the ability to avoid congestion by supporting multiple paths between a source and destination. However, supporting adaptive routing for low latency routers is a challenge due to the computation of routing algorithm in one router in advanced (i.e. look-ahead routing). This paper presents an RTL architecture of partially adaptive look-ahead routing algorithm on a recently proposed low latency, virtual channel wormhole Network-on-Chip (NoC) router. In our proposed design, each router pre-computes the preferred output ports based on its local congestion and transfers the preferred output ports to the neighbouring routers. These preferred output ports are used in the look-ahead routing to select the optimal output port for the packet. We compare our proposed partially adaptive routing architecture with the reference design using look-ahead XY routing algorithm under matrix-transpose traffic and obtained 10% improvement at maximum injection rate. Our proposed routing algorithm has negligible area overhead (<2%) while has no influence on maximum operating frequency.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] A novel look-ahead routing algorithm based on graph theory for triplet-based network-on-chip router
    Chen, Xu
    Shi, Feng
    Yin, Fei
    Wang, Xiaojun
    IEICE ELECTRONICS EXPRESS, 2018, 15 (08):
  • [2] A Novel Adaptive Routing Algorithm for Network-on-Chip
    Jia, Jia
    Zhou, Duan
    Zhang, Jianxian
    ADVANCED MATERIALS AND COMPUTER SCIENCE, PTS 1-3, 2011, 474-476 : 413 - +
  • [3] An arbitration look-ahead scheme for reducing end-to-end latency in networks on chip
    Kim, K
    Lee, SJ
    Lee, K
    Yoo, HJ
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2357 - 2360
  • [4] Low-latency Mapping Algorithm for Network-on-Chip
    Cao, Qinping
    Qin, Huabiao
    Chen, Wu
    Yi, Sijun
    2017 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS, ELECTRONICS AND CONTROL (ICCSEC), 2017, : 1203 - 1206
  • [5] A Compression Router for Low-Latency Network-on-Chip
    Niwa, Naoya
    Shikama, Yoshiya
    Amano, Hideharu
    Koibuchi, Michihiro
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2023, E106D (02) : 170 - 180
  • [6] Low-Latency Power-Efficient Adaptive Router Design for Network-on-Chip
    Nasirian, Nasim
    Bayoumi, Magdy
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 287 - 291
  • [7] A look-ahead unicast routing algorithm in MANETs
    Qin, Y
    VTC2005-SPRING: 2005 IEEE 61ST VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2005, : 2513 - 2517
  • [8] Hybrid Path-Diversity-Aware Adaptive Routing with Latency Prediction Model in Network-on-Chip Systems
    Tsai, Po-An
    Kuo, Yu-Hsin
    Chang, En-Jui
    Hsin, Hsien-Kai
    Wu, An-Yeu
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [9] Look-ahead Geographic Routing for Sensor Networks
    You, Jiaxi
    Lieckfeldt, Dominik
    Han, Qi
    Salzmann, Jakob
    Timmermann, Dirk
    2009 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS (PERCOM), VOLS 1 AND 2, 2009, : 607 - +
  • [10] Hybrid Path-Diversity-Aware Adaptive Routing with Latency Prediction Model in Network-on-Chip Systems
    Tsai, Po-An
    Kuo, Yu-Hsin
    Chang, En-Jui
    Hsin, Hsien-Kai
    Wu, An-Yeu
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,