共 50 条
- [41] Small fan-in floating-gate circuits with application to an improved adder structure 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 314 - +
- [42] A linear order complexity algorithm for evaluating bounded fan-in circuits using molecular computing WSEAS Trans. Comput., 2006, 11 (2793-2798):
- [44] Deterministic Identity Testing of Depth-4 Multilinear Circuits with Bounded Top Fan-in STOC 2010: PROCEEDINGS OF THE 2010 ACM SYMPOSIUM ON THEORY OF COMPUTING, 2010, : 649 - 657
- [45] Three-Tier PoP Configuration Utilizing Flip Chip Fan-in PoP Bottom Package 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 313 - +
- [46] Noise-tolerant XOR-based conditional keeper for high fan-in dynamic circuits 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 444 - 447
- [47] Design of enhanced differential cascode voltage switch logic (EDCVSL) circuits for high fan-in gate 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 309 - 313
- [48] Multi-Level Optimization for Large Fan-In Optical Logic Circuits using Integrated Nanophotonics 2018 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2018, : 43 - 50
- [50] Nondeterministic Auxiliary Depth-Bounded Storage Automata and Semi-Unbounded Fan-In Cascading Circuits COMPUTING AND COMBINATORICS, COCOON 2022, 2022, 13595 : 61 - 69