On Σ ∧ Σ ∧ Σ Circuits: The Role of Middle Σ Fan-In, Homogeneity and Bottom Degree

被引:0
|
作者
Engels, Christian [1 ]
Rao, B. V. Raghavendra [2 ]
Sreenivasaiah, Karteek [3 ]
机构
[1] Kyoto Univ, Kyoto, Japan
[2] IIT Madras, Chennai, Tamil Nadu, India
[3] Saarland Univ, Saarbrucken, Germany
关键词
ARITHMETIC CIRCUITS; COMPLEXITY; CHASM; NP;
D O I
10.1007/978-3-662-55751-8_19
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We study polynomials computed by depth five Sigma boolean AND Sigma boolean AND Sigma arithmetic circuits where 'Sigma' and 'boolean AND' represent gates that compute sum and power of their inputs respectively. Such circuits compute polynomials of the form Sigma(t)(i=1) Q(i)(alpha i), where Q(i) = Sigma(ri)(j=1) l(ij)(dij) where l(ij) are linear forms and r(i), alpha(i), t > 0. These circuits are a natural generalization of the well known class of Sigma boolean AND Sigma circuits and received significant attention recently. We prove an exponential lower bound for the monomial x(1) ... x(n) against depth five Sigma boolean AND Sigma([<= n]) boolean AND([>= 21]) Sigma and Sigma boolean AND Sigma([<= 2 root n/1000]) boolean AND([>=root n]) Sigma arithmetic circuits where the bottom Sigma gate is homogeneous. Our results show that the fan-in of the middle Sigma gates, the degree of the bottom powering gates and the homogeneity at the bottom Sigma gates play a crucial role in the computational power of Sigma boolean AND Sigma boolean AND Sigma circuits.
引用
收藏
页码:230 / 242
页数:13
相关论文
共 50 条
  • [41] Small fan-in floating-gate circuits with application to an improved adder structure
    Alfredsson, Jon
    Aunet, Snorre
    Oelmann, Bengt
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 314 - +
  • [42] A linear order complexity algorithm for evaluating bounded fan-in circuits using molecular computing
    Department of Computer Engineering, University of Birjand, Birjand, Iran
    WSEAS Trans. Comput., 2006, 11 (2793-2798):
  • [43] DETERMINISTIC IDENTITY TESTING OF DEPTH-4 MULTILINEAR CIRCUITS WITH BOUNDED TOP FAN-IN
    Karnin, Zohar S.
    Mukhopadhyay, Partha
    Shpilka, Amir
    Volkovich, Ilya
    SIAM JOURNAL ON COMPUTING, 2013, 42 (06) : 2114 - 2131
  • [44] Deterministic Identity Testing of Depth-4 Multilinear Circuits with Bounded Top Fan-in
    Karnin, Zohar S.
    Mukhopadhyay, Partha
    Shpilka, Amir
    Volkovich, Ilya
    STOC 2010: PROCEEDINGS OF THE 2010 ACM SYMPOSIUM ON THEORY OF COMPUTING, 2010, : 649 - 657
  • [45] Three-Tier PoP Configuration Utilizing Flip Chip Fan-in PoP Bottom Package
    Carson, Flynn
    Ishibashi, Kazuo
    Kim, Yeong Cheol
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 313 - +
  • [46] Noise-tolerant XOR-based conditional keeper for high fan-in dynamic circuits
    Hua, CH
    Hwang, W
    Chen, CK
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 444 - 447
  • [47] Design of enhanced differential cascode voltage switch logic (EDCVSL) circuits for high fan-in gate
    Kang, DW
    Kim, YB
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 309 - 313
  • [48] Multi-Level Optimization for Large Fan-In Optical Logic Circuits using Integrated Nanophotonics
    Egawa, Takumi
    Ishihara, Tohru
    Onodera, Hidetoshi
    Shinya, Akihiko
    Kita, Shota
    Nozaki, Kengo
    Takata, Kenta
    Notomi, Masaya
    2018 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2018, : 43 - 50
  • [49] High speed wide fan-in designs using clock controlled dual keeper domino logic circuits
    Angeline, A. Anita
    Bhaaskaran, V. S. Kanchana
    ETRI JOURNAL, 2019, 41 (03) : 383 - 395
  • [50] Nondeterministic Auxiliary Depth-Bounded Storage Automata and Semi-Unbounded Fan-In Cascading Circuits
    Yamakami, Tomoyuki
    COMPUTING AND COMBINATORICS, COCOON 2022, 2022, 13595 : 61 - 69