A fixed-outline floorplanning method

被引:0
|
作者
Yosihmura, Takeshi [1 ]
Chen, Song [1 ]
机构
[1] Waseda Univ, Grad Sch IPS, Kitakyushu, Fukuoka 8080135, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a stable fixed-outline floorplanning method(IARFP). An elaborated method for perturbing solutions, Insertion after Remove(IAR), is devised for the simulated annealing. The IAR operation uses the technique of enumerating positions in Sequence Pair and greatly accelerates the searching. Moreover, based on the analysis of diverse objective functions used in the existing researches, we suggest a new objective function, which is still effective when combined with other objectives, for the fixed-outline floorplanning. Compared with the previous fixed-outline floorplanners, the proposed method is effective and efficient. Experiments showed that the proposed fixed-outline floorplanner achieved 100% success rate efficiently when optimizing area and wire-length simultaneously, while getting much smaller wire-length. On the other hand, we validated once more by experiments that aspect ratio close to one is beneficial to wire-length.
引用
收藏
页码:1070 / 1075
页数:6
相关论文
共 50 条
  • [41] An Improved Simulated Annealing Algorithm and Area Model for the Fixed-Outline Floorplanning with Hard Modules
    Zou, De-Xuan
    Hao, Guo-Sheng
    Pan, Gai
    Wang, Gai-Ge
    [J]. 2015 3RD INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL AND BUSINESS INTELLIGENCE (ISCBI 2015), 2015, : 21 - 25
  • [42] Routability-Driven Floorplanning Algorithm for Mixed-Size Modules with Fixed-outline Constraint
    Lin, Jai-Ming
    Hu, Chih-Yao
    Chan, Kai-Chung
    [J]. 2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,
  • [43] PeF: Poisson's Equation-Based Large-Scale Fixed-Outline Floorplanning
    Li, Ximeng
    Peng, Keyu
    Huang, Fuxing
    Zhu, Wenxing
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (06) : 2002 - 2015
  • [44] A modified simulated annealing algorithm and an excessive area model for floorplanning using fixed-outline constraints
    Zou, De-xuan
    Wang, Gai-ge
    Pan, Gai
    Qi, Hong-wei
    [J]. FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2016, 17 (11) : 1228 - 1244
  • [45] A modified simulated annealing algorithm and an excessive area model for floorplanning using fixed-outline constraints
    De-xuan Zou
    Gai-ge Wang
    Gai Pan
    Hong-wei Qi
    [J]. Frontiers of Information Technology & Electronic Engineering, 2016, 17 : 1228 - 1244
  • [46] Fast Fixed-Outline 3-D IC Floorplanning With TSV Co-Placement
    Li, Cha-Ru
    Mak, Wai-Kei
    Wang, Ting-Chi
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (03) : 523 - 532
  • [47] A modified simulated annealing algorithm and an excessive area model for floorplanning using fixed-outline constraints
    De-xuan ZOU
    Gai-ge WANG
    Gai PAN
    Hong-wei QI
    [J]. Frontiers of Information Technology & Electronic Engineering, 2016, 17 (11) : 1228 - 1244
  • [48] A modified simulated annealing algorithm and an excessive area model for floorplanning using fixed-outline constraints
    Zou, De-xuan
    Wang, Gai-ge
    Pan, Gai
    Qi, Hong-wei
    [J]. Frontiers of Information Technology and Electronic Engineering, 2016, 17 (11): : 1228 - 1244
  • [49] A stable voltage island-driven floorplanning with fixed-outline constraint for low power SoC
    Du Shimin
    Yang Runping
    Zhang Yuejun
    Yu Shenglu
    [J]. MICROELECTRONICS JOURNAL, 2022, 128
  • [50] UFO: Unified Convex Optimization Algorithms for Fixed-Outline Floorplanning Considering Pre-Placed Modules
    Lin, Jai-Ming
    Hung, Zhi-Xiong
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (07) : 1034 - 1044