Sub-Bandgap Photonic Capacitance-Voltage Method for Characterization of the Interface Traps in Low Temperature Poly-Silicon Thin-Film Transistors

被引:2
|
作者
Hwang, Jun Seok [1 ]
Bae, Hagyoul [1 ]
Lee, Jungmin [1 ]
Choi, Sung-Jin [1 ]
Kim, Dae Hwan [1 ]
Kim, Dong Myong [1 ]
机构
[1] Kookmin Univ, Sch Elect Engn, Seoul 136702, South Korea
基金
新加坡国家研究基金会;
关键词
Interface traps; low temperature poly-silicon; modeling; optical response; thin-film transistors; sub-bandgap photon; BODY-FACTOR TECHNIQUE; DENSITY-OF-STATES; EXTRACTION; TFTS;
D O I
10.1109/LED.2015.2406700
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Sub-bandgap (E-ph < E-g) photonic capacitancevoltage method (PCVM) is proposed for the energy distribution [D-it(E)] of interface traps at the SiO2/low temperature poly-silicon (LTPS) junction interface in LTPS thin-film transistors (TFTs). The differential capacitance-voltage (C-V) characteristics under dark and sub-bandgap photoillumination are obtained by excitation of electrons from the valence band to the empty interface states over the photoresponsive range (E-F <= E-t <= E-V + E-ph) while suppressing the band-to-band electron-hole-pair generation. We applied the sub-bandgap PCVM technique to accumulation mode p-channel LTPS TFTs with W/L = 3/30 mu m/mu m. Extracted interface trap density ranges D-it(E) = 10(10)-10(11) cm(-2)eV(-1) over the bandgap.
引用
收藏
页码:339 / 341
页数:3
相关论文
共 45 条
  • [31] Low threshold voltage and high drive current poly-silicon thin film transistors using Ytterbium metal gate and LaAlO3 dielectric
    Hung, B. F.
    Wu, C. H.
    Chin, Albert
    Wang, S. J.
    Lin, J. W.
    Hsieh, I. J.
    AD'07: PROCEEDINGS OF ASIA DISPLAY 2007, VOLS 1 AND 2, 2007, : 1190 - 1193
  • [32] Embedded Optical Sensor Using Gate-Body-Tied Thin-Film Transistor on Low-Temperature Poly-Silicon Display Panel
    Chiang, Wen-Jen
    Lin, Chrong-Jung
    King, Ya-Chin
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2009, 12 (05) : J51 - J53
  • [33] High-performance low-temperature poly-silicon thin film transistors fabricated by new metal-induced lateral crystallization process
    Kim, T.-K.
    Ihn, T.-H.
    Lee, B.-I.
    Joo, S.-K.
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1998, 37 (08): : 4244 - 4247
  • [34] High-performance low-temperature poly-silicon thin film transistors fabricated by new metal-induced lateral crystallization process
    Kim, TK
    Ihn, TH
    Lee, BI
    Joo, SK
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (08): : 4244 - 4247
  • [35] High-performance top and bottom double-gate low-temperature poly-silicon thin film transistors fabricated by excimer laser crystallization
    Tsai, Chun-Chien
    Lee, Yao-Jen
    Wang, Jyh-Liang
    Wei, Kai-Fang
    Lee, I-Che
    Chen, Chih-Chung
    Cheng, Huang-Chung
    SOLID-STATE ELECTRONICS, 2008, 52 (03) : 365 - 371
  • [36] Low-voltage-operated top-gate polymer thin-film transistors with high capacitance poly(vinylidene fluoride-trifluoroethylene)/poly(methyl methacrylate) dielectrics
    Jung, Soon-Won
    Baeg, Kang-Jun
    Yoon, Sung-Min
    You, In-Kyu
    Lee, Jong-Keun
    Kim, Young-Soon
    Noh, Yong-Young
    JOURNAL OF APPLIED PHYSICS, 2010, 108 (10)
  • [37] Sub-kT/q Subthreshold-Slope Using Negative Capacitance in Low-Temperature Polycrystalline-Silicon Thin-Film Transistor
    Jae Hyo Park
    Gil Su Jang
    Hyung Yoon Kim
    Ki Hwan Seok
    Hee Jae Chae
    Sol Kyu Lee
    Seung Ki Joo
    Scientific Reports, 6
  • [38] Sub-kT/q Subthreshold-Slope Using Negative Capacitance in Low-Temperature Polycrystalline-Silicon Thin-Film Transistor
    Park, Jae Hyo
    Jang, Gil Su
    Kim, Hyung Yoon
    Seok, Ki Hwan
    Chae, Hee Jae
    Lee, Sol Kyu
    Joo, Seung Ki
    SCIENTIFIC REPORTS, 2016, 6
  • [39] A VCO-Based Readout ADC for Quasi -Static Sensing Applications in 3-μm Low-Temperature Poly-Silicon Thin-Film Transistor Technology
    Chang, Chia-Hsiang
    Chen, Pang-Cheng
    Cheng, Hsiang-Chi
    Chen, Chung-Hung
    Lin, Chun-Yen
    Lin, Chih-Ting
    Lin, Tsung-Hsien
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [40] High-performance polycrystalline silicon thin-film transistors with low trap density at the gate-SiO2/Si interface fabricated by low-temperature process
    Abe, Daisuke
    Inoue, Satoshi
    Shimoda, Tatsuya
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (12): : 9066 - 9068