共 50 条
- [31] A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
- [32] A New Cascaded Multilevel Inverter Topology with Minimum Number of Conducting Switches [J]. 2014 IEEE INNOVATIVE SMART GRID TECHNOLOGIES - ASIA (ISGT ASIA), 2014, : 164 - 169
- [33] New Series of Single-Phase Symmetric/Asymmetric Multilevel Inverter Topologies with Reduced Number of Power Switches [J]. 2021 23RD EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'21 ECCE EUROPE), 2021,
- [35] Design of Multilevel Inverter with Reduced Number of Switches [J]. 2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
- [36] A Single-Phase Multilevel Inverter Topology to Synthesize Multiple Number of Levels Using Common Number of Switches [J]. 2017 INTERNATIONAL CONFERENCE ON POWER AND EMBEDDED DRIVE CONTROL (ICPEDC), 2017, : 496 - 504
- [37] A New Single Phase 21 Level Inverter Topology with Reduced Number of Switches and Sources for Renewable Energy Applications [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT), 2018, : 560 - 564
- [39] Performance Analysis of a Multilevel Inverter Topology with Reduced Switches [J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,